summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/bd82x6x/Makefile.inc
AgeCommit message (Expand)Author
2020-03-17src (minus soc and mainboard): Remove copyright noticesPatrick Georgi
2019-11-18nb/intel/sandybridge: Move to C_ENVIRONMENT_BOOTBLOCKArthur Heymans
2019-07-09arch/x86: Avoid HAVE_SMI_HANDLER conditional with smm-classKyösti Mälkki
2019-05-29sb/intel/*: Delete early_spiPatrick Rudolph
2019-05-07sb/{ICH7,NM10,PCH}: Use common watchdog_off functionElyes HAOUAS
2019-04-23sb/intel/bd82x6x: fix linking for non-native raminit caseMatt DeVillier
2019-04-16sb/intel/bd82x6x: Use SOUTHBRIDGE_INTEL_COMMON_PMCLIBPatrick Rudolph
2018-12-03sb/intel/common: Create a common PCH finalise implementationTristan Corrick
2018-11-01sb/intel/common: Create a common implementation of `acpi_fill_madt()`Tristan Corrick
2018-10-22intel: Use CF9 reset (part 1)Patrick Rudolph
2018-03-28sb/intel/common: Add common code for SMM setup and smihandlerArthur Heymans
2017-12-10sb/intel/common: Add SOUTHBRIDGE_INTEL_COMMON_SPIArthur Heymans
2017-09-20southbridge/intel/bd82x6x: refactor rtc failure checkingAaron Durbin
2016-02-18southbridge/intel/bd82x6x: Use common gpio.cPatrick Rudolph
2016-02-12Make MRC vs native a config rather than making a separate chipset for it.Vladimir Serbinenko
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-10-03sandybridge ivybridge: Treat native init as first class citizenAlexandru Gagniuc
2015-09-29intel: auto include intel/common/firmwareAaron Durbin
2015-09-16Move final Intel chipsets with ME to intel/common/firmwareMartin Roth
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-04-27kbuild: automatically include southbridgesStefan Reinauer
2014-11-23sandy/ivy/nehalem: Remerge interrupt handlingVladimir Serbinenko
2014-11-19i82801ix,bd82x6x,ibexpeak: rewrite expresscard hotplugVladimir Serbinenko
2014-10-17bd82x6x: Consolidate early native USB initVladimir Serbinenko
2014-09-13azalia: Shrink boilerplateVladimir Serbinenko
2014-08-30sandybridge: Add native sandybridgeVladimir Serbinenko
2014-07-29sandy/ivybridge: Native raminit.Vladimir Serbinenko
2014-03-04bd82x6x, ibexpeak, lynxpoint: Unify SPI.Vladimir Serbinenko
2013-09-21timestamps intel: Move timestamp scratchpad to chipsetKyösti Mälkki
2013-07-01usbdebug: Unify Intel southbridge buildsKyösti Mälkki
2013-06-25sandybridge: Make inclusion of me.bin optionalNico Huber
2013-06-24sandybridge: Make build possible without descriptor.binNico Huber
2013-06-17Make intel blob locations configurablePatrick Georgi
2013-06-11intel/bd82x6x/Makefile.inc: Revert duplicate addition of `usb_debug.c`Paul Menzel
2013-06-06intel/bd82x6x: Add option to include ethernet firmwareNico Huber
2013-03-19bd82x6x: Fix compiling with USB debug port supportRonald G. Minnich
2013-03-17Pantherpoint: Add XHCI device initDuncan Laurie
2013-03-17Add bd82x6x PCH functions to SMMMarc Jones
2013-03-01GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel
2012-11-27Get rid of drivers classPatrick Georgi
2012-11-13Add Kconfig option to lock/unlock ME firmware during buildStefan Reinauer
2012-11-13SandyBridge/IvyBridge: Add IFD and ME firmware automaticallyStefan Reinauer
2012-11-12SPI: Add early romstage SPI driver using hardware sequencingDuncan Laurie
2012-07-30bd82x6x: Fix CONFIG_USBDEBUGSven Schnelle
2012-07-25ELOG: Log boot-time events found in southbridgeDuncan Laurie
2012-07-24SMM: Add option for SPI driver to be available in SMMDuncan Laurie
2012-07-24Cougar/Panther Point: Compile in ME7 and ME8 code at the same timeStefan Reinauer
2012-05-10Add SPI flash driverStefan Reinauer
2012-04-04Add support for Intel Panther Point PCHStefan Reinauer
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-19 03:06:41 +0000