index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
nvidia
/
tegra210
/
lp0
Age
Commit message (
Expand
)
Author
2017-09-05
nvidia/tegra*: Use xcompile for compiler prefix unless specified
Patrick Georgi
2017-08-02
soc/nvidia/tegra*: force using our headers instead of compiler's/system's
Patrick Georgi
2017-07-13
Rename __attribute__((packed)) --> __packed
Stefan Reinauer
2016-07-31
src/soc: Capitalize CPU, ACPI, RAM and ROM
Elyes HAOUAS
2015-11-05
nvidia/tegra210: lp0_resume: clear the MC_INTSTATUS if MC_INTMASK was 0
Joseph Lo
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-09-17
t210: lp0_resume: Configure unused SDMMC1/3 pads for low power leakage
Yen Lin
2015-08-28
t210: lp0_resume: apply mbist WAR for audio on resume
Christopher Freeman
2015-07-29
t210: lp0_resume: implement MBIST workaround
Yen Lin
2015-07-24
tegra210: Fix parameter order of write32()
Stefan Reinauer
2015-07-24
tegra lp0: fix checkpatch errors
Stefan Reinauer
2015-07-23
t210: lp0_resume: set CAR2PMC_CPU_ACK_WIDTH to 0
Yen Lin
2015-07-21
t210: Add tegra_lp0_resume code
Yen Lin
2015-06-30
nvidia/tegra210: add new SoC
Patrick Georgi