aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel
AgeCommit message (Expand)Author
2015-04-07baytrail: Change all SoC headers to <soc/headername.h> systemJulius Werner
2015-04-07kconfig: drop intermittend forwarder filesStefan Reinauer
2015-04-06baytrail: Fix hdmi audio choppy issueKein Yuan
2015-04-06baytrail: reinitialize spi controller in SMM finalizationAaron Durbin
2015-04-04build system: rename __BOOT_BLOCK__ and __VER_STAGE__Patrick Georgi
2015-04-04broadwell: Enable turbo ratio if availableDuncan Laurie
2015-04-04Broadwell: Pass TSC value to romstage_mainLee Leahy
2015-04-04broadwell: fix typo in pei_dataDuncan Laurie
2015-04-04broadwell: Add USB3 PHY tuning fields to PEI DATADuncan Laurie
2015-04-04Baytrail: Fix no_dev_behind_port not executed for RP1/2/3.Kenji Chen
2015-04-04Broadwell: Fix PCIe L1 Sub-State capability ID not filled.Kenji Chen
2015-04-04broadwell: Fix building with USE=quiet-cbDuncan Laurie
2015-04-03rmodule: use struct prog while loading rmodulesAaron Durbin
2015-04-02Broadwell: Select PCIE_L1_SUB_STATE and apply Broadwell settings.Kenji Chen
2015-04-02broadwell: Disable ADSP power gating feature by defaultDuncan Laurie
2015-04-02broadwell: Add event log entry for GPIO27Duncan Laurie
2015-04-02Broadwell: Reg_Script: add END tag to array "smbus_init_script"Ryan Lin
2015-04-02Broadwell: Synchronize for power management with FRCKenji Chen
2015-04-02Broadwell: Synchronize RO, Link Arbiter, and OBFF with FRCKenji Chen
2015-04-02Broadwell: Revise programming flow for write-once registersKenji Chen
2015-04-02broadwell: Configure IOSF Port and Grant CountKenji Chen
2015-04-02Samus: Synchronization with FRC to enable PCIe Relaxed Order.Kenji Chen
2015-04-02baytrail: Change USB3 PLL VCO and iCLK PLL current on BYT-M/D CPUKein Yuan
2015-04-02broadwell: Update PCIe configuration to follow BWGKane Chen
2015-04-02broadwell: Clear pending GPE events before entering sleep stateDuncan Laurie
2015-04-02Baytrail: Change PCIe root disable algorithmKenji Chen
2015-04-02Baytrail: add _PRT to each PCIe root port deviceTed Kuo
2015-04-02broadwell: Add reporting of broadwell MCH revisionDuncan Laurie
2015-04-02broadwell: Change CPUID 306D4 to report "E0 or F0"Duncan Laurie
2015-04-02broadwell: me: Fix typo and add missing phase stateDuncan Laurie
2015-04-01cbfs: correct types used for accessing filesAaron Durbin
2015-03-30broadwell: fix HAVE_REFCODE_BLOB build errorsAaron Durbin
2015-03-30baytrail: fix HAVE_REFCODE_BLOB build errorsAaron Durbin
2015-03-30Update hex values to CBFS binary name types in MakefilesMartin Roth
2015-03-27broadwell: add support for smbios type17 in broadwellKane Chen
2015-03-27broadwell: Fix some errors in selftestKane Chen
2015-03-27broadwell: Apply pcie updates from 2.1.0 ref codeKane Chen
2015-03-27broadwell: Read and save HSIO version from ME in romstageDuncan Laurie
2015-03-27broadwell: Fix GPE register addressesDuncan Laurie
2015-03-27broadwell: Changes from 2.2.0 ref codeDuncan Laurie
2015-03-27broadwell: Add broadwell specific platform ASLDuncan Laurie
2015-03-27broadwell: fixed power gating enable for disabled sata portKane Chen
2015-03-27broadwell: sata updates from 2.1.0 ref codeKane Chen
2015-03-27broadwell: Fix devslp enable to use correct registerDuncan Laurie
2015-03-27broadwell: Add small delay before Flex Ratio rebootDuncan Laurie
2015-03-27broadwell: Fix TCO register size and event reportingDuncan Laurie
2015-03-27broadwell: Misc updates from 2.1.0 ref codeDuncan Laurie
2015-03-27samus: Disable CMDPWR on broadwellKane Chen
2015-03-27broadwell: Tweak GFXPAUSE settings based on revisionDuncan Laurie
2015-03-27broadwell: Add config option to disable DSP power gating in D3Duncan Laurie
2015-03-18bootstate: use structure pointers for scheduling callbacksAaron Durbin
2015-03-12intel/fsp_baytrail: Add PCI Root Port IRQ RoutingMartin Roth
2015-03-10ACPI: Get S3 resume state from romstage_handoffKyösti Mälkki
2015-03-09broadwell: enable PCIe endpoint CLK power managementKane Chen
2015-03-09coreboot: fix munged license textAaron Durbin
2015-03-05fsp_baytrail: Add I2C driverWerner Zeh
2015-03-05fsp_baytrail: Add new microcode for Bay Trail MWerner Zeh
2015-02-27x86: Fix pointer arithmetic regressions from MMIO changesKevin Paul Herbert
2015-02-25soc/intel/baytrail/Kconfig: Remove explicit `HAVE_MONOTONIC_TIMER`Paul Menzel
2015-02-25intel/broadwell: free local heap objectPatrick Georgi
2015-02-24soc/fsp_baytrail: Fix use of microcode-related Kconfig variablesAlexandru Gagniuc
2015-02-16acpi: Generate valid ACPI processor objectsTimothy Pearson
2015-02-15x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert
2015-02-13fsp_baytrail: Add macros to define 20K pull-up and downWerner Zeh
2015-02-10Baytrail_fsp: Make ME path configurable in menuconfigWerner Zeh
2015-02-09fsp_baytrail: Get FSP reserved memory from the FSP HOB listMartin Roth
2015-02-09Intel FSP platforms: Fix timestampsKyösti Mälkki
2015-02-06FSP & CBMEM: Fix broken cbmem CAR transition.Martin Roth
2015-01-27CBMEM: Always use DYNAMIC_CBMEMKyösti Mälkki
2015-01-27CBMEM: Do not use get_top_of_ram() with DYNAMIC_CBMEMKyösti Mälkki
2015-01-27CBMEM: Move cbmemc_reinit()Kyösti Mälkki
2015-01-27vboot2: add verstageStefan Reinauer
2015-01-16baytrail: there is a chance that USBPHY_COMPBG is set to 0Kane Chen
2015-01-16baytrail: use the setting in devicetree.cb to config USBPHY_COMPBGKane Chen
2015-01-14baytrail broadwell: Use timestamps internal stashKyösti Mälkki
2015-01-13soc/intel/fsp_baytrail/gpio.c: Silence unused variable warningEdward O'Callaghan
2015-01-12soc/intel/broadwell/me.c: Prevent unused function warningEdward O'Callaghan
2015-01-12soc/intel/broadwell/spi_loading.c: Remove dead codeEdward O'Callaghan
2015-01-06broadwell: Use correct include file for console functionsStefan Reinauer
2015-01-06Revert "Re-factor 'to_flash_offset()' into 'spi_flash.h'"Kyösti Mälkki
2015-01-06doxygen fixes: change @var to @param varMartin Roth
2015-01-06Re-factor 'to_flash_offset()' into 'spi_flash.h'Edward O'Callaghan
2015-01-05timestamps: Switch from tsc_t to uint64_tStefan Reinauer
2014-12-31broadwell: Hook into the build systemDuncan Laurie
2014-12-31broadwell: Preparations for buildingMarc Jones
2014-12-31baytrail: add more gpio init macrosKane Chen
2014-12-30baytrail: Add defines and functions for GPNCOREKein Yuan
2014-12-28intel baytrail broadwell: Include microcode updatesKyösti Mälkki
2014-12-19fsp_baytrail: Initialize LPC pads in bootblock for port 80Martin Roth
2014-12-19fsp_baytrail: Remove GPIO_NC1 #defineMartin Roth
2014-12-19baytrail SOCs: Add missing comma in gpio.hMartin Roth
2014-12-17baytrail: initialize backlight PWM frequencyAaron Durbin
2014-12-17x86: Initialize SPI controller explicitly during PCH initDavid Hendricks
2014-12-17fsp_baytrail: Add code to read GPIOs in romstageMartin Roth
2014-12-16CBMEM console: Fix boards with BROKEN_CAR_MIGRATEKyösti Mälkki
2014-12-16Intel FSP: Move to DYNAMIC_CBMEMKyösti Mälkki
2014-12-09spi: Eliminate the spi_cs_activate and spi_cs_deactivate functions.Gabe Black
2014-12-09spi: Remove the spi_set_speed and spi_cs_is_valid functions.Gabe Black
2014-12-09fsp platfoms: add prototype & consolidate main entry-pointMartin Roth
2014-12-08intel/baytrail: Spelling fixesMartin Roth
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-05 07:30:22 +0000