index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
xeon_sp
/
spr
/
crashlog.c
Age
Commit message (
Expand
)
Author
2023-03-19
soc/intel/xeon_sp/spr: Add Sapphire Rapids ramstage code
Jonathan Zhang
