index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
xeon_sp
/
cpx
/
Kconfig
Age
Commit message (
Expand
)
Author
2021-09-03
src/*: Specify type of `DIMM_MAX` once
Angel Pons
2021-09-03
src/*: Specify type of `DIMM_SPD_SIZE` once
Angel Pons
2021-06-28
xeon_sp/{cpx,skx}: Add config IFD_CHIPSET 'lbg'
Johnny Lin
2021-01-28
arch/x86: Remove most C_ENV_BOOTBLOCK_SIZE limits
Kyösti Mälkki
2021-01-24
soc/intel/xeon_sp/cpx: Account for 'rc' heap manager
Arthur Heymans
2020-12-29
sec/intel/txt/Kconfig: Make TXT HEAP and SINIT size configurable
Arthur Heymans
2020-12-14
soc/intel/xeon_sp/skx: Hook up microcode blob
Arthur Heymans
2020-11-24
soc/intel/xeon_sp: Enable SMI handler
Rocky Phagura
2020-11-04
soc/intel/xeon_sp/cpx: Align coreboot CAR symbols to FSP-T
Arthur Heymans
2020-10-09
soc/intel/xeon_sp: Set CPU_ADDR_BITS to 46 for SKX and CPX
Christian Walter
2020-08-20
soc/intel/xeon_sp/cpx/Kconfig: Relocate 'select CACHE_MRC_SETTINGS'
Elyes HAOUAS
2020-08-18
xeon_sp/cpx: Enable ACPI P-state support
Jingle Hsu
2020-08-03
soc/intel/xeon_sp/cpx: configure STACK_SIZE
Jonathan Zhang
2020-08-03
soc/intel/xeon_sp/cpx: enable PLATFORM_USES_FSP2_2
Jonathan Zhang
2020-07-31
soc/intel/xeon_sp/cpx: configure DIMM_MAX and DIMM_SPD_SIZE
Jonathan Zhang
2020-06-14
soc/intel/xeon_sp/cpx: select CACHE_MRC_SETTINGS
Jonathan Zhang
2020-05-26
soc/intel/xeon_sp: select UDK_2017_binding
Jonathan Zhang
2020-05-18
src: Remove leading blank lines from SPDX header
Elyes HAOUAS
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-01
soc/intel/xeon_sp/cpx: Enable common P2SB
Andrey Petrov
2020-04-24
soc/intel/xeon_sp/cpx: Bump MAX_CPUS
Andrey Petrov
2020-04-24
soc/intel/xeon_sp/cpx: Work around FSP-M issues
Andrey Petrov
2020-03-26
soc/intel/xeon_sp: Add basic Cooperlake-SP support
Andrey Petrov