summaryrefslogtreecommitdiff
path: root/src/soc/intel/xeon_sp/bootblock.c
AgeCommit message (Expand)Author
2020-11-02soc/intel/xeon_sp/bootblock.c: Report the FSP-T outputArthur Heymans
2020-06-02vendorcode/intel/fsp/fsp2_0/cpx_sp: update to FSP WW20 releaseJonathan Zhang
2020-06-02soc/intel/xeon_sp: Early programming of ACPI barRocky Phagura
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-05-06treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi
2020-05-06treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi
2020-03-26soc/intel/xeon_sp: Configure P2SB BAR in bootblockAndrey Petrov
2020-03-26soc/intel/xeon_sp: Refactor code to allow for additional CPUs typesAndrey Petrov