summaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake/meminit.c
AgeCommit message (Expand)Author
2020-04-11soc/intel/tigerlake: Disable MrcSafeConfigSrinidhi N Kaushik
2020-04-10soc/intel/tigerlake: Add support to initialize DDR4 MemoryVarun Joshi
2020-04-05soc/intel/tigerlake: Replace Reserved9 usage with DisableDimmCh# UPD.Srinidhi N Kaushik
2020-04-02soc/intel/tigerlake: Reorganize memory initialization supportFurquan Shaikh
2020-04-01soc/intel/tigerlake: Remove Jasper Lake SoC referencesAamir Bohra