summaryrefslogtreecommitdiff
path: root/src/soc/intel/tigerlake/Kconfig
AgeCommit message (Expand)Author
2020-06-18soc/intel/tigerlake: Enable FSP-S compressionKarthikeyan Ramasubramanian
2020-06-14soc/intel/tigerlake: enable CPU_INTEL_COMMONAlex Levin
2020-06-10ACPI: Remove Kconfig COMMON_FADTKyösti Mälkki
2020-06-09soc/intel/tigerlake: Increase heap sizeDuncan Laurie
2020-06-02soc/intel/common/{pch,sata}: Remove SATA common code driverSubrata Banik
2020-05-23soc/intel/{jsl,tgl}: Override PRERAM_CBMEM_CONSOLE_SIZE default valueSubrata Banik
2020-05-20tigerlake: update processor power limits configurationSumeet R Pawnikar
2020-04-05fsp2_0: Gather Kconfig declarationsNico Huber
2020-04-01soc/intel/tigerlake: Remove Jasper Lake SoC referencesAamir Bohra
2020-04-01soc/intel/{tgl,jsl}: Use soc/intel/jasperlake for Jasper Lake SoCAamir Bohra
2020-03-23soc/intel/tigerlake: Update DCACHE_BSP_STACK_SIZETim Wawrzynczak
2020-03-01soc/intel/{icl,jsl,tgl}: Enable PlatformDebugConsent by KconfigSubrata Banik
2020-02-17vboot: remove VBOOT_SAVE_RECOVERY_REASON_ON_REBOOT optionJoel Kitching
2020-02-15soc/intel/tigerlake: Update Kconfig related to JSLUsha P
2020-01-22soc/intel/tigerlake: enable gpio dual route supportNick Vaccaro
2020-01-18soc/intel/tigerlake: Update chip filesRavi Sarawadi
2020-01-09soc/intel/tigerlake: Update KconfigRavi Sarawadi
2019-12-20soc/intel/tigerlake: Update FSP stack and heap sizeMaulik V Vaghela
2019-12-16soc/intel/tigerlake: Add FSP header and Fsp.fd file path for Jasper LakeAamir Bohra
2019-11-28soc/intel/tigerlake: select correct chipset based on soc KconfigMaulik V Vaghela
2019-11-27soc/intel/tigerlake: Fix smm_relocation_paramsKyösti Mälkki
2019-11-25soc/intel/tigerlake: Add Jasperlake soc KconfigMaulik V Vaghela
2019-11-25Kconfig: Drop the C_ENVIRONMENT_BOOTBLOCK symbolArthur Heymans
2019-11-12soc/intel/tigerlake: Remove FSP-T option in KconfigArthur Heymans
2019-11-12soc/intel/tigerlake: Remove deprecated CONFIG_SOC_INTEL_COMMON_BLOCK_SA_FSP_T...Subrata Banik
2019-11-11soc/intel/tigerlake: Fix cbmem_topArthur Heymans
2019-11-09soc/intel/tigerlake: Do initial SoC commit till ramstageSubrata Banik