index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
skylake
/
uart.c
Age
Commit message (
Expand
)
Author
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-04-06
soc/intel/skylake: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-18
soc: Remove copyright notices
Patrick Georgi
2019-08-04
soc/intel/common/block/uart: Update the UART PCI device reference
Aamir Bohra
2019-06-03
soc/intel/{skl,cnl,icl}: Drop soc_uart_set_legacy_mode()
Nico Huber
2019-03-20
src: Use 'include <string.h>' when appropriate
Elyes HAOUAS
2018-08-20
soc/intel/common/block: Move common uart function to block/uart
Subrata Banik
2018-05-08
soc/intel/skylake: Support PCH UART 0 and 1 for console
Duncan Laurie
2017-12-07
soc/intel/skylake: Clean up UART code
Aamir Bohra
2017-08-21
soc/intel/skylake: Add support for all UART port index
Subrata Banik
2017-08-10
soc/intel/skylake: Enable UART debug controller on S3 resume
Furquan Shaikh
2017-05-09
soc/intel/skylake: Use common/blocks/uart code
Aamir Bohra
2017-02-16
soc/intel/skylake: Add CPU, PCH, MCH, IGD, XHCI and UART IDs for SKL/KBL HALO...
Sooi, Li Cheng
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-08-13
skylake: fix serial port with new code base
Aaron Durbin
2015-07-24
skylake: Fix building without serial console
Duncan Laurie
2015-07-21
Skylake: Only support UART2 as debug port, clean up the rest
Naveen Krishna Chatradhi
2015-07-16
soc/intel: Add Skylake SOC support
Lee Leahy