index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
quark
/
romstage
/
fsp2_0.c
Age
Commit message (
Expand
)
Author
2019-03-08
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
Julius Werner
2019-02-27
console: Split loglevel for fast and slow
Kyösti Mälkki
2019-01-06
device: Use pcidev_path_on_root()
Kyösti Mälkki
2018-12-20
soc/intel: Get rid of device_t
Elyes HAOUAS
2018-06-04
soc/{amd,intel}: Use postcar_frame_add_romcache()
Nico Huber
2018-05-31
soc/{amd,intel}: Use CACHE_ROM_(BASE|SIZE)
Nico Huber
2017-05-08
soc/intel/quark: Add SD/MMC test support
Lee Leahy
2017-03-15
soc/intel/quark: Read the rmu.bin file from read-only region
Lee Leahy
2017-03-07
soc/intel/quark: Fix errors detected by checkpatch
Lee Leahy
2016-11-30
driver/intel/fsp2_0: Add version parameter to FSP platform callback
Andrey Petrov
2016-09-30
soc/intel/quark: Fix FSP 2.0 build
Lee Leahy
2016-08-10
soc/intel/quark: Switch to using serial routines for FSP
Lee Leahy
2016-08-05
soc/intel/quark: Disable FSP serial output
Lee Leahy
2016-08-05
soc/intel/quark: Add FSP 2.0 romstage support
Lee Leahy
2016-08-05
soc/intel/quark: Add FSP 2.0 boot block support
Lee Leahy