aboutsummaryrefslogtreecommitdiff
path: root/src/soc/intel/meteorlake/chipset.cb
AgeCommit message (Expand)Author
2023-11-01soc/intel/meteorlake: Adjust Power State Current 2 thresholdJeremy Compostella
2023-11-01soc/intel/meteorlake: Add power limits for 4+8 28W SOC SKUCurtis Chen
2023-10-28soc/intel/meteoerlake: Add power limits for 2+4 15W SOC SKUKane Chen
2023-09-23soc/intel/meteorlake: Reduce memory test sizeSubrata Banik
2023-07-05soc/intel/meteorlake: Set TCC to 90°CSumeet Pawnikar
2023-07-05soc/intel/meteorlake: add power limits for 28W SKUSumeet Pawnikar
2023-06-23soc/intel/meteorlake: Rename shared SRAM aliasesPratikkumar Prajapati
2023-06-17soc/intel/meteorlake: Update tcss_usb3 aliasEric Lai
2023-04-22soc/intel/meteoerlake: set power limits dynamicallySumeet R Pawnikar
2023-04-13soc/intel/meteorlake: Hook up UPD CnviWifiCoreKapil Porwal
2022-10-29soc/intel/meteorlake: Move P2SB PCI resource into P2SB deviceSubrata Banik
2022-09-10soc/intel/meteorlake: Update `pch_thermal_trip` for MTLSubrata Banik
2022-07-14soc/intel/meteorlake: Add entry for GSPI2 deviceSubrata Banik
2022-06-29soc/intel/mtl: Do initial Meteor Lake SoC commit till romstageRavi Sarawadi