index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
fsp_baytrail
/
spi.c
Age
Commit message (
Expand
)
Author
2016-09-06
fsp_baytrail: Refactor code for SPI debug messages
Werner Zeh
2015-12-16
intel/fsp_baytrail: rename include folder baytrail to include/soc
Ben Gardner
2015-12-10
intel/fsp_baytrail: Remove code for nonexistant BBAR
Ben Gardner
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-05-04
intel/fsp_baytrail: Fix SPI debugging
David Imhoff
2015-02-15
x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer
Kevin Paul Herbert
2014-12-09
spi: Eliminate the spi_cs_activate and spi_cs_deactivate functions.
Gabe Black
2014-12-09
spi: Remove the spi_set_speed and spi_cs_is_valid functions.
Gabe Black
2014-12-08
intel/fsp_baytrail: Spelling fixes
Martin Roth
2014-07-14
SPI: Split writes using spi_crop_chunk()
Kyösti Mälkki
2014-07-05
spi: Change spi_xfer to work in units of bytes instead of bits.
Gabe Black
2014-07-05
spi: Remove unused parameters from spi_flash_probe and setup_spi_slave.
Gabe Black
2014-05-29
fsp_baytrail: Add the FSP version of Intel's Bay Trail-I chip
Martin Roth