index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
denverton_ns
/
uart.c
Age
Commit message (
Expand
)
Author
2024-03-30
soc/intel: Remove blank lines before '}' and after '{'
Elyes Haouas
2022-03-07
src: Make PCI ID define names shorter
Felix Singer
2022-01-17
pci_ids.h: Make Denverton IDs consistent with other Intel SoCs
Jeff Daly
2021-11-04
soc/intel: Replace bad uses of `find_resource`
Angel Pons
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-06
treewide: replace GPLv2 long form headers with SPDX header
Patrick Georgi
2020-05-06
treewide: Move "is part of the coreboot project" line in its own comment
Patrick Georgi
2020-04-10
Drop unnecessary DEVICE_NOOP entries
Nico Huber
2020-03-18
soc: Remove copyright notices
Patrick Georgi
2020-03-02
soc/intel/denverton/uart.c: Clean up code
Felix Singer
2020-03-02
soc/intel/denverton: Move PCI IDs to pci_ids.h
Felix Singer
2019-07-04
soc/intel: Replace uses of dev_find_slot()
Kyösti Mälkki
2019-03-08
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
Julius Werner
2019-03-01
device/pci: Fix PCI accessor headers
Kyösti Mälkki
2018-03-09
soc/intel/denverton_ns: Update UART legacy mode to keep FSP traces
Julien Viard de Galbert
2017-09-05
soc/intel/denverton_ns: Add support for Intel Atom C3000 SoC
Mariusz Szafranski