| Age | Commit message (Expand) | Author |
|---|---|---|
| 2017-08-10 | soc/intel/common/uart: Add support for enabling UART debug controller on resume | Furquan Shaikh |
| 2017-07-24 | Update files with no newline at the end | Martin Roth |
| 2017-05-09 | soc/intel/common: Add PCI configuration code for UART | Aamir Bohra |
| 2017-04-11 | soc/intel/common/block: Add Intel common UART code | Aamir Bohra |
 |
index : coreboot.git | |
| my copy of coreboot | User & |
| summaryrefslogtreecommitdiff |