index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
broadwell
/
sata.c
Age
Commit message (
Expand
)
Author
2020-09-21
src/soc/intel: Drop unneeded empty lines
Elyes HAOUAS
2020-07-26
{sb,soc}/intel/**/*.c: Use macros for PCI COMMAND bits
Angel Pons
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-04-06
soc/intel/broadwell: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-18
soc: Remove copyright notices
Patrick Georgi
2019-11-25
soc/intel/broadwell: Fix 'dead increment'
Elyes HAOUAS
2019-07-18
soc/intel: Use config_of()
Kyösti Mälkki
2019-03-04
device/mmio.h: Add include file for MMIO ops
Kyösti Mälkki
2019-03-01
device/pci: Fix PCI accessor headers
Kyösti Mälkki
2019-01-23
soc/{amd,intel}: Remove needless '&' on function pointers
Elyes HAOUAS
2018-06-01
soc/intel/broadwell: Get rid of device_t
Elyes HAOUAS
2017-03-02
intel/broadwell: Use the correct SATA port config for setting IOBP register
Youness Alaoui
2017-02-22
Broadwell/Sata: Add support for setting IOBP registers for Ports 2 and 3.
Youness Alaoui
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-04-13
broadwell: Fix incorrect SATA port map mask
Wenkai Du
2015-04-10
broadwell: Update SATA Gen3 TX adjustment registers
Duncan Laurie
2015-04-07
broadwell: Change all SoC headers to <soc/headername.h> system
Julius Werner
2015-03-27
broadwell: Fix some errors in selftest
Kane Chen
2015-03-27
broadwell: Changes from 2.2.0 ref code
Duncan Laurie
2015-03-27
broadwell: sata updates from 2.1.0 ref code
Kane Chen
2015-03-27
broadwell: Fix devslp enable to use correct register
Duncan Laurie
2015-03-27
broadwell: Misc updates from 2.1.0 ref code
Duncan Laurie
2015-02-15
x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer
Kevin Paul Herbert
2014-10-22
broadwell: add new intel SOC
Duncan Laurie