index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
broadwell
/
me_status.c
Age
Commit message (
Expand
)
Author
2019-12-19
src/soc/intel: Remove unused <stdlib.h>
Elyes HAOUAS
2019-11-08
sb,soc/intel: Reduce preprocessor use with ME debugging
Kyösti Mälkki
2019-03-04
arch/io.h: Drop unnecessary include
Kyösti Mälkki
2019-03-01
device/pci: Fix PCI accessor headers
Kyösti Mälkki
2018-12-19
soc: Remove useless include <device/pci_ids.h>
Elyes HAOUAS
2016-05-04
broadwell/me: Fix out-of-bounds array access error
Evan Lojewski
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-04-07
broadwell: Change all SoC headers to <soc/headername.h> system
Julius Werner
2015-04-04
broadwell: Fix building with USE=quiet-cb
Duncan Laurie
2015-04-02
broadwell: me: Fix typo and add missing phase state
Duncan Laurie
2015-03-27
broadwell: Read and save HSIO version from ME in romstage
Duncan Laurie
2014-12-08
intel/broadwell: Spelling fixes
Martin Roth
2014-10-22
broadwell: ACPI, romstage, and other updates
Duncan Laurie
2014-10-22
broadwell: add new intel SOC
Duncan Laurie