index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
braswell
/
acpi
/
southcluster.asl
Age
Commit message (
Expand
)
Author
2021-02-16
soc/intel/baytrail,braswell: Drop aliases on MMCONF_BASE_ADDRESS
Kyösti Mälkki
2021-02-02
soc/intel/baytrail,braswell: Drop TOLM from GNVS
Kyösti Mälkki
2021-02-02
soc/intel/baytrail,braswell: Sync PCI memory region in ASL
Kyösti Mälkki
2020-12-30
drivers/intel/gma: Include gfx.asl by default for all platforms...
Matt DeVillier
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-04-06
soc/intel/braswell: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-18
soc: Remove copyright notices
Patrick Georgi
2019-10-24
acpi: Drop wrong _ADR objects for PCI host bridges
Elyes HAOUAS
2019-04-29
soc/intel/braswell: Move LPE ACPI code to mainboard
Frans Hendriks
2018-03-07
soc/intel/braswell: add LPEA resources to southcluster.asl
Matt DeVillier
2018-03-06
soc/intel/braswell: fix PCI resource PMAX/PLEN values
Matt DeVillier
2017-06-09
soc/braswell: fix scope for I2C ACPI devices
Matt DeVillier
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-06-25
Braswell: Add Braswell SOC support
Lee Leahy
2015-05-28
Remove address from GPLv2 headers
Patrick Georgi
2015-05-23
Braswell: Use Baytrail as Comparison Base
Lee Leahy