index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
braswell
/
acpi
/
irqlinks.asl
Age
Commit message (
Expand
)
Author
2022-12-27
tree/acpi: Replace constant "Zero" with actual number
Felix Singer
2022-12-23
tree: Replace And(a,b) with ASL 2.0 syntax
Felix Singer
2022-12-23
tree: Replace ShiftLeft(a,b,c) with ASL 2.0 syntax
Felix Singer
2022-12-14
soc/intel/braswell/acpi: Replace Store(a,b) with ASL 2.0 syntax
Felix Singer
2022-12-12
soc/intel/acpi: Replace Decrement(a) with ASL 2.0 syntax
Felix Singer
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-04-06
soc/intel/braswell: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-18
soc: Remove copyright notices
Patrick Georgi
2019-02-28
src/soc/intel/braswell/acpi/irqlinks.asl: Allow IRQ10 and 11 for all LNKx
Frans Hendriks
2016-07-31
Remove extra newlines from the end of all coreboot files.
Martin Roth
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-06-25
Braswell: Add Braswell SOC support
Lee Leahy
2015-05-28
Remove address from GPLv2 headers
Patrick Georgi
2015-05-23
Braswell: Use Baytrail as Comparison Base
Lee Leahy