index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
braswell
/
acpi
/
dptf
/
cpu.asl
Age
Commit message (
Expand
)
Author
2022-12-27
{acpi,arch,soc}/acpi: Replace constant "One" with actual number
Felix Singer
2022-12-14
soc/intel/braswell/acpi: Replace Store(a,b) with ASL 2.0 syntax
Felix Singer
2022-12-12
soc/intel/braswell/acpi: Replace LEqual(a,b) with ASL 2.0 syntax
Felix Singer
2022-12-12
soc/intel/acpi: Replace Decrement(a) with ASL 2.0 syntax
Felix Singer
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-04-06
soc/intel/braswell: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-23
acpi: Change Processor ACPI Name (Intel only)
Christian Walter
2020-03-18
soc: Remove copyright notices
Patrick Georgi
2018-05-05
intel/acpi: Fix ACPI compile error
Lijian Zhao
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-09-09
braswell: acpi: Allow DPTF thresholds to be defined at board-level
Shawn Nematbakhsh
2015-07-21
braswell: clean up \_PR entries
Jagadish Krishnamoorthy
2015-06-25
Braswell: Add Braswell SOC support
Lee Leahy
2015-05-23
Braswell: Use Baytrail as Comparison Base
Lee Leahy