index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
baytrail
/
xhci.c
Age
Commit message (
Expand
)
Author
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-02
acpi: Move ACPI table support out of arch/x86 (3/5)
Furquan Shaikh
2020-04-06
soc/intel/baytrail: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-18
soc: Remove copyright notices
Patrick Georgi
2019-07-18
soc/intel: Use config_of()
Kyösti Mälkki
2019-03-01
device/pci: Fix PCI accessor headers
Kyösti Mälkki
2018-05-24
soc/intel/baytrail: Get rid of device_t
Elyes HAOUAS
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-04-07
baytrail: Change all SoC headers to <soc/headername.h> system
Julius Werner
2015-04-02
baytrail: Change USB3 PLL VCO and iCLK PLL current on BYT-M/D CPU
Kein Yuan
2015-03-10
ACPI: Get S3 resume state from romstage_handoff
Kyösti Mälkki
2014-09-18
rambi/baytrail: ACPI, GPIO, audio, misc updates
Shawn Nematbakhsh
2014-05-10
baytrail: utilize reg_script_run_on_dev()
Aaron Durbin
2014-04-30
baytrail: Fix XHCI problems and re-enable
Duncan Laurie
2014-03-11
baytrail: Add XHCI initialization
Duncan Laurie