summaryrefslogtreecommitdiff
path: root/src/soc/intel/baytrail/chip.h
AgeCommit message (Expand)Author
2015-04-10baytrail: add code for supporting 2x ddr refresh rateKane Chen
2015-01-16baytrail: use the setting in devicetree.cb to config USBPHY_COMPBGKane Chen
2014-12-17baytrail: initialize backlight PWM frequencyAaron Durbin
2014-10-28baytrail: Remove unused devicetree fieldsShawn Nematbakhsh
2014-10-22baytrail/rambi: S3 support and other updatesKein Yuan
2014-09-18rambi/baytrail: ACPI, GPIO, audio, misc updatesShawn Nematbakhsh
2014-05-10baytrail: Add support for LPSS and SCC devices in ACPI modeDuncan Laurie
2014-05-09baytrail: Enable panel and set timingsDuncan Laurie
2014-05-09baytrail: allow SD card controller capabilities overridesAaron Durbin
2014-05-08baytrail: add lpe codec clock configurationAaron Durbin
2014-05-07baytrail: pcie: Root port initializationAaron Durbin
2014-03-11baytrail: Add EHCI initializationDuncan Laurie
2014-03-11baytrail: Add XHCI initializationDuncan Laurie
2014-02-27baytrail: Add SATA driverShawn Nematbakhsh
2014-01-31baytrail: add initial supportAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-08 03:21:29 +0000