index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
alderlake
/
include
Age
Commit message (
Expand
)
Author
2021-05-18
soc/intel/alderlake: mb/intel/sm: Add tcss code
Deepti Deshatty
2021-05-14
soc/intel/alderlake: Add known CPU Port IDs for GPIO communities
Deepti Deshatty
2021-05-14
soc/intel/alderlake: Add IOM PCR PID
Deepti Deshatty
2021-05-10
soc/intel/adl: Allow mainboard to fill CmdMirror and DqDqsRetraining
Maulik V Vaghela
2021-05-06
soc/intel/alderlake: Add CrashLog implementation for Intel ADL
Francois Toguo
2021-05-05
soc/intel/alderlake: Add GPIO definition for CPU PCIe vGPIO
Maulik V Vaghela
2021-04-16
soc/intel/alderlake: Allow devicetree to fill UPD related to TCSS OC
Maulik V Vaghela
2021-03-27
soc/intel: Rename and move MISCCFG_GPIO_PM_CONFIG_BITS definition to soc/gpio.h
Subrata Banik
2021-03-27
soc/intel/alderlake: Correct GPE DWx assignment as per EDS
Subrata Banik
2021-03-26
soc/intel/alderlake: Add provision to override Rcomp settings
Subrata Banik
2021-03-26
soc/intel/alderlake: Align RcompResistor definition as per MRC
Subrata Banik
2021-03-15
soc/intel/alderlake: Remove obsolete CNVi Bluetooth PCI device
Cliff Huang
2021-03-03
soc/intel/alderlake: Add some helper macros for accessing TCSS DMA devices
Tim Wawrzynczak
2021-03-01
soc/intel: Drop `bootblock_cpu_init()` function
Angel Pons
2021-03-01
soc/intel: Drop `romstage_pch_init()` function
Angel Pons
2021-03-01
soc/intel: Factor out common smbus.h
Angel Pons
2021-03-01
soc/intel: Factor out common gpe.h
Angel Pons
2021-02-17
soc/intel/alderlake: Fix PCI IRQ tables
Tim Wawrzynczak
2021-02-16
soc/intel: Drop aliases on MMCONF_BASE_ADDRESS
Kyösti Mälkki
2021-01-30
soc/intel/alderlake: Remove pch.h from SoC directory
Subrata Banik
2021-01-25
soc/intel/adl and mb/intel/adlrvp: Use the newly added meminit block driver
Furquan Shaikh
2021-01-18
soc/intel/alderlake: Update PCH and CPU PCIe RP table
Eric Lai
2020-12-23
soc/intel/alderlake: Add SPI DMI Destination ID
Subrata Banik
2020-11-29
soc/intel/alderlake: Add lp5_ccc_config to the board memory configuration
Sridhar Siricilla
2020-10-29
mb/intel/adlrvp: Add dq_pins_interleaved into 'struct mb_cfg'
Subrata Banik
2020-10-24
{cpu,soc}/intel: deduplicate cpu code
Michael Niewöhner
2020-10-21
soc/intel: convert XTAL frequency constant to Kconfig
Michael Niewöhner
2020-10-06
soc/intel/alderlake/ramstage: Fix compilation issue
Subrata Banik
2020-10-05
soc: move mainboard_get_dram_part_num prototype to memory_info.h
Nick Vaccaro
2020-10-05
mb, soc: change mainboard_get_dram_part_num() prototype
Nick Vaccaro
2020-10-03
soc/intel/alderlake/ramstage: Do initial SoC commit till ramstage
Subrata Banik
2020-09-27
soc/intel/alderlake: Add GPIOs for Alder Lake SOC
Subrata Banik
2020-09-15
soc/intel/alderlake/romstage: Do initial SoC commit till romstage
Subrata Banik
2020-09-10
soc/intel/alderlake: Rename pch_init() code
Subrata Banik
2020-09-05
soc/intel/alderlake/bootblock: Do initial SoC commit till bootblock
Subrata Banik