index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
imgtec
/
pistachio
/
include
Age
Commit message (
Expand
)
Author
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-05-07
imgtec/pistachio: Add comment on the unusual memory layout
Patrick Georgi
2015-04-30
imgtech/pistachio: Give some more space to the bootblock
Patrick Georgi
2015-04-22
imgtec/pistachio: increase RAM CBFS cache size
Vadim Bendebury
2015-04-21
pistachio: add clock setup for all I2C interfaces
Ionela Voinescu
2015-04-21
urara: Identity map DRAM/SRAM
Andrew Bresticker
2015-04-17
pistachio: add DDR2 initialization code
Ionela Voinescu
2015-04-14
pistachio: implement clock setup for I2C0
Ionela Voinescu
2015-04-14
urara: add clock setup for MIPS CPU, ROM and Ethernet
Ionela Voinescu
2015-04-14
pistachio: increase size of bootblock to 18 KB
Ionela Voinescu
2015-04-14
pistachio: change memory layout as to allow bigger CBFS cache
Ionela Voinescu
2015-04-14
urara: Configure clocks and MFIOs
Ionela Voinescu
2015-04-13
urara: add support for DMA coherent memory area
Ionela Voinescu
2015-04-13
pistachio: increase the size of romstage to 36K
Ionela Voinescu
2015-04-09
pistachio: add timer frequency for SOC; correct platform ID
Ionela Voinescu
2015-04-09
pistachio: modify memory layout
Vadim Bendebury
2015-04-09
pistachio: implement timer support
Vadim Bendebury
2015-04-07
pistachio: Change all SoC headers to <soc/headername.h> system
Julius Werner
2015-04-02
pistachio: add gpio type definition
Vadim Bendebury