index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
soc
/
amd
/
cezanne
/
acpi
/
pci0.asl
Age
Commit message (
Expand
)
Author
2021-02-25
soc/amd/cezanne/acpi/pci0.asl: Add LPC device
Raul E Rangel
2021-02-22
soc/amd/cezanne/acpi: Add pci0.asl
Raul E Rangel