summaryrefslogtreecommitdiff
path: root/src/soc/amd/cezanne/Makefile.inc
AgeCommit message (Expand)Author
2021-02-11soc/amd: include cpu/x86/smm directory in common SMM MakefileFelix Held
2021-02-11soc/amd/cezanne: add empty SMM-handlerFelix Held
2021-02-09soc/amd/cezanne: Add root_complexRaul E Rangel
2021-02-09soc/amd/cezanne: add empty CPU driverFelix Held
2021-02-07soc/amd/cezanne/Makefile.inc: Fix indentationRaul E Rangel
2021-02-07soc/amd/cezanne/pcie_gpp: scan internal PCI busesFelix Held
2021-01-29soc/amd/cezanne: add empty ramstage FCH supportFelix Held
2021-01-27soc/amd/cezanne: Add UCODE firmware to CBFSZheng Bao
2021-01-27soc/amd: Throw an error if FWM_POSITION_INDEX is emptyZheng Bao
2021-01-24soc,vendorcode/amd/cezanne: add basic FSP integrationFelix Held
2021-01-24soc/amd/cezanne: Add PSP integration for cezanneZheng Bao
2021-01-21soc/amd/cezanne: include LAPIC code and set MAX_CPUS to 16Felix Held
2021-01-14soc/amd/cezanne: add AOAC supportFelix Held
2021-01-14soc/amd/cezanne: add console UART supportFelix Held
2020-12-18soc/amd/cezanne: add GPIO supportFelix Held
2020-12-13soc/amd/cezanne: add caching setup in bootblockFelix Held
2020-12-11soc/amd/cezanne: add 0xcf9 resetFelix Held
2020-12-11soc/amd/piasso,cezanne: add warning about using all-y in Makefile.incFelix Held
2020-12-09soc/amd/cezanne: add basic early FCH initialization to bootblockFelix Held
2020-12-06soc/amd/cezanne: add config.c and minimal chip.hFelix Held
2020-12-06soc/amd/cezanne: use common TSC and monotonic timer codeFelix Held
2020-12-05soc/amd/cezanne: add skeleton for new SoCFelix Held