index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
Age
Commit message (
Expand
)
Author
2015-11-20
northbridge/amd/amdht: Add comment for HT Freq write ordering
Timothy Pearson
2015-11-20
northbridge/amd/amdht: Add support for HT3 2.8GHz and up link frequencies
Timothy Pearson
2015-11-20
nb/amd/amdfam10: Add HyperTransport probe filter support
Timothy Pearson
2015-11-19
nb/intel/sandybridge/raminit: Factor out code into toggle_io_reset
Patrick Rudolph
2015-11-19
northbridge/amd/amdmct/mct_ddr3: Move K10D configuration into separate file
Timothy Pearson
2015-11-19
nb/intel/sandybridge/raminit: Comment the code
Patrick Rudolph
2015-11-18
cpu/amd/fam10h-fam15h: Update Fam15h APIC config and startup sequence
Timothy Pearson
2015-11-18
nb/intel/sandybridge: Fix PEG disablement
Patrick Rudolph
2015-11-18
nb/intel/sandybridge/northbridge: Initialize uma_memory_base in all cases
Patrick Rudolph
2015-11-18
northbridge/intel/sandybridge: Fix random raminit failures
Patrick Rudolph
2015-11-17
northbridge/intel/fsp_sandybridge: remove blank line
Martin Roth
2015-11-16
northbridge/amd/mct_ddr3: Add registered and x4 DIMM support to Fam15h
Timothy Pearson
2015-11-16
amd/amdmct/mct_ddr3: Partially fix up registered DIMMs on Fam10h
Timothy Pearson
2015-11-16
nb/amd/mct_ddr3: Fix RDIMM errors due to undefined number of slots
Timothy Pearson
2015-11-15
northbridge/amd/amdmct: Reduce maximum number of DDR3 DIMMs
Timothy Pearson
2015-11-15
northbridge/amd/amdmct/mct_ddr3: Fix Family 10h boot failure
Timothy Pearson
2015-11-15
northbridge/amd/amdmct/mct_ddr3: Properly indicate clobbered registers
Timothy Pearson
2015-11-15
northbridge/amd/amdmct/mct_ddr3: Set SkewMemClk when both DCTs are in use
Timothy Pearson
2015-11-15
northbridge/amd/amdmct/mct_ddr3: Add missing Family 15h RDIMM Rtt values
Timothy Pearson
2015-11-15
northbridge/amd/amdmct/mct_ddr3: Fix null pointer access and related hangs
Timothy Pearson
2015-11-15
northbridge/amd/amdmct/mct_ddr3: Work around strange phy training issue
Timothy Pearson
2015-11-15
northbridge/amd/amdmct/mct_ddr3: Attempt to recover from phy training errors
Timothy Pearson
2015-11-15
amd/amdmct/mct_ddr3: Add Family 15h RDIMM timing and ODT values
Timothy Pearson
2015-11-15
cpu/amd: Fix AMD Family 15h ECC initialization reliability issues
Timothy Pearson
2015-11-15
northbridge/amd/amdmct/mct_ddr3: Fix lockups and wasted time during ECC init
Timothy Pearson
2015-11-14
northbridge/amd/amdmct/mct_ddr3: Add additional debug trace statements
Timothy Pearson
2015-11-14
northbridge/amd/amdfam10: Properly indicate node and channel in SMBIOS tables
Timothy Pearson
2015-11-12
northbridge/amd/amdmct/mct_ddr3: Update prefetcher configuration
Timothy Pearson
2015-11-12
northbridge/amd/amdmct: Clear memory before enabling ECC
Timothy Pearson
2015-11-12
src/northbridge/amd/amdmct: Add option to override bad SPD checksum
Timothy Pearson
2015-11-12
northbridge/amd/amdmct: Verify MCT NVRAM options before skipping training
Timothy Pearson
2015-11-11
northbridge/amd/amdmct: Fix crash on startup due to NULL pointer access
Timothy Pearson
2015-11-11
northbridge/amd/amdmct: Fix hang on boot due to invalid array access
Timothy Pearson
2015-11-11
northbridge/amd/amdfam10: Add ability to set maximum P-state limit
Timothy Pearson
2015-11-11
northbridge/amd/amdmct: Skip DCT config write to Flash if unchanged
Timothy Pearson
2015-11-11
cpu/amd: Add CC6 support
Timothy Pearson
2015-11-11
via/cx700: Fix hidden compile error and make sure it won't hide again
Patrick Georgi
2015-11-11
mainboard/asus/kgpe-d16: Enable CC6
Timothy Pearson
2015-11-11
northbridge/amd/amdfam10: Enable CC6 DRAM save area setup
Timothy Pearson
2015-11-11
amd/amdmct/mct_ddr3: Use training values from previous boot if possible
Timothy Pearson
2015-11-11
amd/amdmct/mct_ddr3: Improve SPD DIMM detect reliability
Timothy Pearson
2015-11-10
northbridge/amd/amdmct/mct_ddr3: Clean up curly brace style violations
Timothy Pearson
2015-11-10
northbridge/amd/amdmct: Read SPD data into cache to decrease bootup time
Timothy Pearson
2015-11-10
northbridge/intel: Add i89xx header file
Marc Jones
2015-11-09
AMD binaryPI: Allow fine-tuning platform memory configuration
Kyösti Mälkki
2015-11-08
amdmct/mct_ddr3: Disable Fam10h-specific MTRR setup on Fam15h
Timothy Pearson
2015-11-06
amd/00730F01: Add missing headerfile
Kyösti Mälkki
2015-11-06
AMD binaryPI BiosCallouts: Remove cast
Kyösti Mälkki
2015-11-06
AGESA BiosCallouts: Remove cast
Kyösti Mälkki
2015-11-06
amd/00660F01: Fix MMCONF resource
Kyösti Mälkki
2015-11-06
amd/00730F01: Fix MMCONF resource
Kyösti Mälkki
2015-11-06
AMD bettong: Fix the interrupt routing.
zbao
2015-11-05
nb/intel/sandybridge: Limit GFX workaround to Sandy Bridge
Nico Huber
2015-11-05
src/amd: Increase maximum blootblock execution count
Timothy Pearson
2015-11-04
nb/intel/sandybridge: Add ACPI DMAR table
Nico Huber
2015-11-04
nb/intel/sandybridge: Enable basic IOMMU support
Nico Huber
2015-11-04
ACPI: Make DMAR flags settable
Nico Huber
2015-11-03
via/cx700: remove unused #define
Patrick Georgi
2015-11-02
cpu/amd: Add initial AMD Family 15h support
Timothy Pearson
2015-11-02
cpu/amd: Move model_10xxx to family_10h-family_15h
Timothy Pearson
2015-11-02
northbridge/amd/amdmct/mct_ddr3: Fix S3 suspend overrunning the stack size limit
Timothy Pearson
2015-11-02
northbridge/amd/amdfam10: Set DIMM voltage based on SPD data
Timothy Pearson
2015-10-31
northbridge/amd/amdfam10: Correct S3_DATA_POS type from int to hex
Timothy Pearson
2015-10-31
northbridge/amd/amdfam10: Update RAM speed table with DDR3 values
Timothy Pearson
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-30
Drop northbridge/i440lx
Stefan Reinauer
2015-10-30
AMD mainboards: Fix 64bit BiosCallOuts.c
Stefan Reinauer
2015-10-30
cpu/amd: Fix cbtypes.h to match UINTN convention
Stefan Reinauer
2015-10-30
RD890: 64bit fixes
Stefan Reinauer
2015-10-30
northbridge/amd/amdmct/mct_ddr3: Add initial Suspend to RAM (S3) support
Timothy Pearson
2015-10-30
northbridge/amd/amdfam10: Add Suspend to RAM (S3) Flash data storage area
Timothy Pearson
2015-10-30
Port AGESA based northbridge code to 64bit
Stefan Reinauer
2015-10-29
nb/intel/sandybridge/gma: add disable function
Patrick Rudolph
2015-10-29
northbridge/amd/amdk8: Improve DIMM detection debugging
Timothy Pearson
2015-10-27
northbridge/amd/amdfam10: Limit maximum RAM clock to BKDG recommendations
Timothy Pearson
2015-10-26
northbridge/amd/amdmct: Fix broken AMD K10 DDR3 memory initalization
Timothy Pearson
2015-10-25
AMD Family 0Fh: ensure CONFIG_CBB and CONFIG_CDB have sane values
Jonathan A. Kollasch
2015-10-25
northbridge/amd/amdfam10: Enable advanced PCIe setup options
Timothy Pearson
2015-10-24
cpu/amd: Add initial support for AMD Socket G34 processors
Timothy Pearson
2015-10-23
Intel: Move MCRS ResourceTemplate outside of _CRS method
Martin Roth
2015-10-23
northbridge/amd/amdmct: Fix Family 15h detection
Timothy Pearson
2015-10-23
northbridge/amd/amdmct/mct_ddr3: Fix curly brace style violations
Timothy Pearson
2015-10-23
northbridge/amd/amdfam10: Fix typo in comment
Timothy Pearson
2015-10-22
Revert "Remove sandybridge and ivybridge FSP code path"
Martin Roth
2015-10-15
cpu/mtrr.h: Fix macro names for MTRR registers
Alexandru Gagniuc
2015-10-14
Revert "Remove FSP Rangeley SOC and mohonpeak board support"
Martin Roth
2015-10-12
gma: Consolidate Intel IGD ACPI code some more
Nico Huber
2015-10-11
Kill lvds_num_lanes
Vladimir Serbinenko
2015-10-11
Derive lvds_dual_channel from EDID timings.
Vladimir Serbinenko
2015-10-09
nb/intel/sandybridge/raminit: Add edge write discovery check
Patrick Rudolph
2015-10-09
northbridge/intel/sandybridge: Do not disable PEG by default
Patrick Rudolph
2015-10-09
northbridge/intel/sandybridge: Enable PEG clock-gating on demand
Patrick Rudolph
2015-10-07
x86/bootblock: Use LDFLAGS_bootblock to enable garbage collection
Alexandru Gagniuc
2015-10-04
northbridge/intel/nehalem: Fix native VGA init
Nicolas Reinecke
2015-10-03
Remove FSP Rangeley SOC and mohonpeak board support
Alexandru Gagniuc
2015-10-03
Remove sandybridge and ivybridge FSP code path
Alexandru Gagniuc
2015-10-03
sandybridge ivybridge: Treat native init as first class citizen
Alexandru Gagniuc
2015-10-01
northbridge/intel/gm45: Fix native VGA init
Audrey Pearson
2015-09-30
amd/family14: Add k10temp thermal zone.
Tobias Diedrich
2015-09-24
coreboot: move TS_END_ROMSTAGE to one spot
Aaron Durbin
[next]