summaryrefslogtreecommitdiff
path: root/src/northbridge
AgeCommit message (Expand)Author
2010-12-19The same mechanisms are used for normal and fallback images. Stefan Reinauer
2010-12-18Fix a few whitespace and coding style issues.Uwe Hermann
2010-12-18A couple of Poulsbo fixes:Patrick Georgi
2010-12-18Support Intel SCH (Poulsbo) and add iwave/iWRainbowG6 boardPatrick Georgi
2010-12-17drop one more version of doing serial uart output differently.Stefan Reinauer
2010-12-16fix according to coding guidelinesStefan Reinauer
2010-12-13Attached patch implements the memory speed reductions (and 2T/1T clock logic)...Rudolf Marek
2010-12-13Following patch adds support for suspend/resume functions. I had to change th...Rudolf Marek
2010-12-13Following patch adds support to bring out the memory out of self refresh when...Rudolf Marek
2010-12-13We hardcode highmemory size in every northbridge! This is bad, and especiall...Rudolf Marek
2010-12-11catch some illegal configurations (trivial)Stefan Reinauer
2010-12-11After this has been brought up many times before, rename src/arch/i386 toStefan Reinauer
2010-12-08second round name simplification. drop the <component>_ prefix.stepan
2010-12-07Move MMCONF resource into the domain for fam10 for the resource allocator.Myles Watson
2010-12-07Get rid of some unneeded function prototypes in romstage.c files.Uwe Hermann
2010-12-02More explicite and straight way to set seed.Zheng Bao
2010-11-27After finding the missing bit poweroff works now.Tobias Diedrich
2010-11-221) wraps the s3 parts of chipset code/memory init code with if CONFIG_HAVE_AC...Rudolf Marek
2010-11-22i855: Remove useless memctrl indirection.Uwe Hermann
2010-11-22Printing coreboot debug messages on VGA console is pretty much useless, sinceStefan Reinauer
2010-11-21Simplify a few code chunks, fix whitespace and indentation.Uwe Hermann
2010-11-21Drop excessive whitespace randomly sprinkled in romstage.c files.Uwe Hermann
2010-11-20Some more DIMM0 related cleanups and deduplication.Uwe Hermann
2010-11-20Unify DIMM SPD addressing. For Geode, change thePatrick Georgi
2010-11-18Fix/drop some obsolete comments,Uwe Hermann
2010-11-18Move DIMM_MAP_LOGICAL to Kconfig.Patrick Georgi
2010-11-17This problem was introduced withTobias Diedrich
2010-11-15Move RCBA defines to northbridge (instead of mainboard)Patrick Georgi
2010-11-13MTRR related improvements for AMD family 10h and family 0Fh systemsScott Duplichan
2010-11-10Make amdk8 printk_raminit() accept just a single string parameterPeter Stuge
2010-11-07Move K8_ALLOCATE_IO_RANGE to Kconfig.Patrick Georgi
2010-11-05Move QRANK_DIMM_SUPPORT to Kconfig, removing it from romstage.cPatrick Georgi
2010-11-05Add Kconfig CPU speed selection to Geode GX2 boards.Nils Jacobs
2010-11-05Remove banner wrapper function and unify print(k) usage.Nils Jacobs
2010-11-03Remove some unused code from gx2/raminit.c.Nils Jacobs
2010-11-03Clean up some comments and white space in gx2/northbridgeinit.cNils Jacobs
2010-11-01Change Geode GX2 to use the auto DRAM detect code from Geode LX.Nils Jacobs
2010-11-01Remove some unused code.Nils Jacobs
2010-11-01GX2: Clean up some white space and comments.Nils Jacobs
2010-11-01GX2: Change MSR register numbers into more descriptive names.Nils Jacobs
2010-10-26Convert some comments to proper Doxygen syntax.Uwe Hermann
2010-10-19Correct spelling of "spacing" (in comments).Jonathan Kollasch
2010-10-19Revision 5966 changed the end of line style of the 3 modified files. This cha...Scott Duplichan
2010-10-19When debug logging is enabled, a message such as '* AP 02 timed out:02010501'Scott Duplichan
2010-10-13Remove various .c #includes from Intel i810/i82801ax/i82801bx boards.Uwe Hermann
2010-10-13Convert all Intel i810 boards to CAR.Uwe Hermann
2010-10-13Trivial. Clean up code and add some comments.Zheng Bao
2010-10-12Move translate_spd_to_i82810[] from .h to .c file (trivial).Uwe Hermann
2010-10-12We define IO_APIC_ADDR in <arch/ioapic.h>, let's use it.Uwe Hermann
2010-10-11Factor out a few commonly duplicated functions from northbridge.c.Uwe Hermann
2010-10-09Remove various .c #includes from Intel 440BX/82371EB boards.Uwe Hermann
2010-10-09Trivial. Spell checking.Zheng Bao
2010-10-09Trivial. Spell checking.Zheng Bao
2010-10-08Trivial. Spell checking.Zheng Bao
2010-10-08Trivial. Fix the typo.Zheng Bao
2010-10-07Remove duplicate line from pci_ids.h.Jonathan Kollasch
2010-10-06Convert all Intel 440BX boards to Cache-as-RAM (CAR).Uwe Hermann
2010-10-05Use %p instead of %x to print void *.Jonathan Kollasch
2010-10-05Remove lib/ramtest.c-include from all CAR boards.Patrick Georgi
2010-10-02Fix spelling/typos in comments.Jonathan Kollasch
2010-10-01Move CACHE_AS_RAM_ADDRESS_DEBUG out of romstage.c into Kconfig,Patrick Georgi
2010-10-01Make i945/raminit.c:fsbclk() return u16 rather than intPeter Stuge
2010-10-01Split NORTHBRIDGE_INTEL_I945 into more precise _I945GC and _I945GMPeter Stuge
2010-10-01Move several i945 config #defines from romstage.c to Kconfig.Patrick Georgi
2010-10-01Trivial. Re-indent the code.Zheng Bao
2010-09-30Rename build system variables to be more intuitive, andPatrick Georgi
2010-09-28Trivial. re-Indent the code.Zheng Bao
2010-09-27Obviously missing brackets.Xavi Drudis Ferran
2010-09-25Mark read-only data as read-only, so the global vars test doesn't fail on it.Patrick Georgi
2010-09-25Various CONFIG_DEBUG_RAM_SETUP related fixes (trivial).Uwe Hermann
2010-09-25Keep the mc146818rtc.h include close to the option table include whereMyles Watson
2010-09-25- Fix race condition in option_table.h generation by moving the includeStefan Reinauer
2010-09-21Complete the code which was missing.Zheng Bao
2010-09-21Fix the typo. Field DisAutoRefresh is in DramTimngHi.Zheng Bao
2010-09-20A number of cleanups for 440BX raminit code.Keith Hui
2010-09-13Add reserved areas for fam10.Myles Watson
2010-09-13Port k8 UMA handling to fam10.Myles Watson
2010-09-13Fix a typo reported by Sylvain Hitier.Myles Watson
2010-09-13Convert i945 boards to use reserved resources instead of directly addingMyles Watson
2010-09-10Move memory type information out of some AMD sockets.Myles Watson
2010-09-09Please find appended. This patch gets rid of the %gs magic altogether,Arne Georg Gleditsch
2010-09-09Also improve boot time on AMD for the DDR3 code path.Arne Georg Gleditsch
2010-09-09Apparently, it's not crucial to clear this at the exact moment we switchArne Georg Gleditsch
2010-09-05Trivial. Currently the max frequency is preset as 400Mhz. We need to set aZheng Bao
2010-09-04AMD DDR2 and DDR3 MCT function InitPhyCompensation() compliant with AGESA code.Kerry She
2010-09-02Trivial warning fix for adl855pc.Myles Watson
2010-08-31Get Byte65/66 for register manufacture ID code. RegMan1Present willZheng Bao
2010-08-30We call this cache as ram everywhere, so let's call it the same in KconfigStefan Reinauer
2010-08-30This file was missing from r5751.Andreas Schultz
2010-08-30Rework i855GM/i855GME supportAndreas Schultz
2010-08-30Multi-DIMMS on AMD ddr2 MCT channel B fixed.Kerry She
2010-08-30Multi-DIMMS on AMD ddr3 MCT channel B works.Kerry She
2010-08-30Trivial syntax correction of AMD mct_ddr3 dir.Kerry She
2010-08-27drop three unneeded config variables:Jens Rottmann
2010-08-26CONFIG_DEBUG_RAM_SETUP and CONFIG_DEBUG_SMBUS are only available if the board /Jens Rottmann
2010-08-26One of my boards needs this mini delay in order to survive ram initialization.Stefan Reinauer
2010-08-25Fix i945 based boardsStefan Reinauer
2010-08-24* Adds support for PC Engines Alix.2D(1)3 board to Coreboot.Aurelien Guillaume
2010-08-22documented workaround erratum 414, seeXavi Drudis Ferran
2010-08-22documented workaround erratum 372, seeXavi Drudis Ferran