summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/x4x/raminit_tables.c
AgeCommit message (Expand)Author
2021-02-07nb/intel/x4x: Clean up cosmetics of raminit tablesAngel Pons
2020-10-14nb/intel/x4x: Place raminit definitions in raminit.hAngel Pons
2020-09-21src/northbridge: Drop unneeded empty linesElyes HAOUAS
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-05-06treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi
2020-05-06treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi
2020-03-17src (minus soc and mainboard): Remove copyright noticesPatrick Georgi
2019-03-04arch/io.h: Drop unnecessary includeKyösti Mälkki
2018-08-10src: Fix typoElyes HAOUAS
2018-05-24nb/intel/x4x: Adapt post JEDEC for DDR3Arthur Heymans
2018-05-24nb/intel/x4x/raminit: Add DDR3 enhanced mode and power settingsArthur Heymans
2018-05-24nb/intel/x4x: Add DDR3 JEDEC initArthur Heymans
2018-04-17nb/intel/x4x: Add a convenient macro to loop over bytelanesArthur Heymans
2018-04-17nb/intel/x4x: Refactor setting default dll settingsArthur Heymans
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-15 19:35:35 +0000