index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
x4x
/
raminit_ddr2.c
Age
Commit message (
Expand
)
Author
2017-02-17
nb/intel/x4x: Implement resume from S3 suspend
Arthur Heymans
2017-02-17
nb/intel/x4x: Fix raminit on reset path
Arthur Heymans
2017-01-22
nb/x4x/raminit: Fix programming dram timings
Arthur Heymans
2016-11-21
nb/intel: Fix some spelling mistakes in comments and strings
Martin Roth
2016-11-08
nb/x4x/raminit.c: Improve crossclock table cosmetics
Arthur Heymans
2016-09-07
nb/intel/x4x: Increase MMIO PCI space to 2GiB
Damien Zammit
2016-08-31
northbridge/intel: Add required space before opening parenthesis '('
Elyes HAOUAS
2016-08-09
x4x: add non documented vram sizes
Arthur Heymans
2016-07-27
nb/intel/x4x: Fix CAS latency detection and max memory detection
Damien Zammit
2016-06-04
nb/intel/x4x: Fix unpopulated value
Damien Zammit
2016-01-29
nb/intel/x4x: Tidy up raminit and fix msbpos() function
Damien Zammit
2016-01-29
nb/intel/x4x: Fix memory hole with both channels populated
Damien Zammit
2016-01-13
northbridge/intel/x4x: clean up includes
Martin Roth
2015-12-30
northbridge/intel/x4x: Native raminit
Damien Zammit