summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/x4x/dq_dqs.c
AgeCommit message (Expand)Author
2020-10-14nb/intel/x4x: Place raminit definitions in raminit.hAngel Pons
2020-09-25nb/intel/x4x/iomap.h: Rename to memmap.hAngel Pons
2020-09-21src/northbridge: Drop unneeded empty linesElyes HAOUAS
2020-08-05src: Use space after 'if', 'for'Elyes HAOUAS
2020-08-05src: Use space after switch, whileElyes HAOUAS
2020-06-02src: Remove redundant includesElyes HAOUAS
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-05-06treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi
2020-05-06treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi
2020-03-17src (minus soc and mainboard): Remove copyright noticesPatrick Georgi
2019-12-02src: Move 'static' to the beginning of declarationElyes HAOUAS
2019-04-25src/northbridge/intel: Remove unused variablesElyes HAOUAS
2019-03-04device/mmio.h: Add include file for MMIO opsKyösti Mälkki
2018-10-23src: Remove unneeded whitespaceElyes HAOUAS
2018-10-15nb/intel/x4x: Program read training results to all ranksArthur Heymans
2018-10-08src: Use tabs for indentationElyes HAOUAS
2018-05-24nb/intel/x4x: Implement write levelingArthur Heymans
2018-05-01nb/intel/x4x: Implement both read and write trainingArthur Heymans