index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
sandybridge
/
sandybridge.h
Age
Commit message (
Expand
)
Author
2018-06-21
Revert "sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location"
Arthur Heymans
2018-04-30
nb/intel/sandybridge: Get rid of device_t
Elyes HAOUAS
2018-04-10
cpu/intel/sandybridge: Put stage cache into TSEG
Arthur Heymans
2018-02-27
sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location
Arthur Heymans
2018-01-31
nb/intel/*.h: Remove left-over register definitions
Patrick Rudolph
2018-01-23
sb/intel/bd82x6x: Reduce function-disable mess
Nico Huber
2017-10-16
sandybridge/acpi: remove unnessary check of PCI IDs
Vagiz Trakhanov
2017-06-15
nb/intel/sandybridge/gma: Use common init_igd_opregion method
Patrick Rudolph
2017-05-19
nb/intel/sandybridge: Hide additional nb devices
Patrick Rudolph
2017-04-03
nb/intel: Deduplicate vbt header
Patrick Rudolph
2016-11-11
intel/sandybridge: Use common ACPI S3 recovery
Kyösti Mälkki
2016-09-04
northbridge/intel/sandybridge: transition away from device_t
Antonello Dettori
2016-06-17
intel/model_206ax: Move platform specific defines
Kyösti Mälkki
2016-03-11
northbridge/intel: move mrccache.c of sandybridge + haswell to common
Alexander Couzens
2016-03-11
northbridge/intel: move mrc_cache definition into a common header
Alexander Couzens
2016-03-02
nb/intel/sandybridge/romstage: Read fuse bits for max MEM Clk
Patrick Rudolph
2016-02-12
Merge sandy/ivybridge romstage flow for MRC and non-MRC.
Vladimir Serbinenko
2015-11-04
nb/intel/sandybridge: Add ACPI DMAR table
Nico Huber
2015-11-04
nb/intel/sandybridge: Enable basic IOMMU support
Nico Huber
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-06-09
Create i945-ivy smm tseg init based on ivy code.
Vladimir Serbinenko
2015-05-28
Migrate 206ax to SMM_MODULES
Vladimir Serbinenko
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-02-15
x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer
Kevin Paul Herbert
2015-01-06
northbridge/intel: Do not define include guard as 1
Edward O'Callaghan
2014-10-16
sandybridge: Move common northbridge finalize to northbridge code.
Vladimir Serbinenko
2014-10-11
acpi: Remove explicit pointer tracking in per-device ssdt.
Vladimir Serbinenko
2014-09-11
Move nehalem/sandy/ivy to per-device acpi
Vladimir Serbinenko
2013-05-01
boot: remove cbmem_post_handling()
Aaron Durbin
2013-03-01
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2012-11-12
Initial IGD OpRegion implementation
Stefan Reinauer
2012-11-12
Avoid using hardcoded values in MRC cache code
Vadim Bendebury
2012-07-24
Make ACPI code detect Sandy/Ivy Bridge dynamically
Stefan Reinauer
2012-05-11
Rework Sandybridge MRC cache handling
Stefan Reinauer
2012-05-02
Sandybridge: Display platform information early
Vadim Bendebury
2012-05-01
Fix Sandybridge/Ivybridge mainboards according to code review
Stefan Reinauer
2012-04-05
Add support for Intel Sandybridge CPU (northbridge part)
Stefan Reinauer