index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
sandybridge
/
romstage.c
Age
Commit message (
Expand
)
Author
2020-07-14
src: Remove unused 'include <stdint.h>
Elyes HAOUAS
2020-06-09
nb/intel/sandybridge: Use PCI bitwise ops
Angel Pons
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-03-25
nb/intel/sandybridge: Use SPDX headers
Angel Pons
2020-03-18
nb/intel/sandybridge: Tidy up code and comments
Angel Pons
2020-03-17
src (minus soc and mainboard): Remove copyright notices
Patrick Georgi
2020-01-14
intel/sandybridge,bd82x6x: Move enable_smbus() call
Kyösti Mälkki
2019-11-18
nb/intel/sandybridge: Set up console in bootblock
Arthur Heymans
2019-11-18
nb/intel/sandybridge: Make the mainboard_rcba_config hook optional
Arthur Heymans
2019-11-18
nb/intel/sandybridge: Make the mainboard_early_init hook optional
Arthur Heymans
2019-09-13
drivers/elog: Add elog_boot_notify()
Kyösti Mälkki
2019-08-26
soc/intel: Use common romstage code
Kyösti Mälkki
2019-08-18
cpu/intel: Enter romstage without BIST
Kyösti Mälkki
2019-06-08
nb/intel/sandybridge: Drop iommu.c and rename functions
Patrick Rudolph
2019-05-15
src/northbridge: Remove unneeded include <arch/io.h>
Elyes HAOUAS
2019-05-13
nb/intel/sandybridge: Move boot_count_increment()
Patrick Rudolph
2019-05-07
{gm45,pineview,sandybridge,x4x}: Use {full,system}_reset() function
Elyes HAOUAS
2019-04-18
nb/intel/sandybridge: Move southbridge code to bd82x6x
Patrick Rudolph
2019-04-16
sb/intel/bd82x6x: Use SOUTHBRIDGE_INTEL_COMMON_PMCLIB
Patrick Rudolph
2019-03-25
Fix up remaining boolean uses of CONFIG_XXX to CONFIG(XXX)
Julius Werner
2019-03-20
src: Use 'include <string.h>' when appropriate
Elyes HAOUAS
2019-03-16
src: Drop unused '#include <halt.h>'
Elyes HAOUAS
2019-03-01
device/pci: Fix PCI accessor headers
Kyösti Mälkki
2019-01-09
cpu/intel: Use the common code to initialize the romstage timestamps
Arthur Heymans
2018-11-16
src: Remove unneeded include <lib.h>
Elyes HAOUAS
2018-07-28
intel/sandybridge: Don't hardcode platform type
Patrick Rudolph
2018-07-25
drivers/tpm: Add TPM ramstage driver for devices without vboot.
Philipp Deppenwiese
2018-07-02
src/nb: Fix non-local header treated as local
Elyes HAOUAS
2018-06-04
security/tpm: Unify the coreboot TPM software stack
Philipp Deppenwiese
2018-01-23
sb/intel/bd82x6x: Reduce function-disable mess
Nico Huber
2018-01-18
security/tpm: Change TPM naming for different layers.
Philipp Deppenwiese
2018-01-18
security/tpm: Move tpm TSS and TSPI layer to security section
Philipp Deppenwiese
2017-05-05
nb/intel/sandybridge/romstage: Use register name
Patrick Rudolph
2016-11-21
nb/intel: Fix some spelling mistakes in comments and strings
Martin Roth
2016-06-22
intel/model_206ax: Prepare for dynamic CONFIG_RAMTOP
Kyösti Mälkki
2016-02-26
tree wide: Convert "if (CONFIG_.*_TPM.*)" to "if (IS_ENABLED(...))"
Denis 'GNUtoo' Carikli
2016-02-18
southbridge/intel/bd82x6x: Use common gpio.c
Patrick Rudolph
2016-02-12
Make MRC vs native a config rather than making a separate chipset for it.
Vladimir Serbinenko
2016-02-12
Merge sandy/ivybridge romstage flow for MRC and non-MRC.
Vladimir Serbinenko
2016-02-09
ivy: Add a possiblity for mainboard early init.
Vladimir Serbinenko
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-03
sandybridge ivybridge: Treat native init as first class citizen
Alexandru Gagniuc