| Age | Commit message (Expand) | Author |
|---|---|---|
| 2020-03-18 | nb/intel/sandybridge: Tidy up code and comments | Angel Pons |
| 2020-03-17 | src (minus soc and mainboard): Remove copyright notices | Patrick Georgi |
| 2016-11-20 | intel sandy/ivy: Improve DIMM replacement detection | Kyösti Mälkki |
| 2016-11-20 | intel sandy/ivy: Move SPD loading after TS_BEFORE_INITRAM | Kyösti Mälkki |
| 2016-02-12 | Merge sandy/ivybridge romstage flow for MRC and non-MRC. | Vladimir Serbinenko |
| 2016-02-09 | ivy: Add a possiblity for mainboard early init. | Vladimir Serbinenko |
| 2015-10-31 | tree: drop last paragraph of GPL copyright header | Patrick Georgi |
| 2015-05-21 | Remove address from GPLv2 headers | Patrick Georgi |
| 2014-10-24 | sandy/ivy native: dedup romstage.c main() | Vladimir Serbinenko |
| 2014-07-29 | sandy/ivybridge: Native raminit. | Vladimir Serbinenko |
 |
index : coreboot.git | |
| my copy of coreboot | User & |
| summaryrefslogtreecommitdiff |