index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
sandybridge
/
raminit_mrc.c
Age
Commit message (
Expand
)
Author
2018-06-04
src: Use "foo *bar" instead of "foo* bar"
Elyes HAOUAS
2018-01-26
nb/intel/sandybridge: Use common mrc cache functions
Arthur Heymans
2017-10-22
security/vboot: Move vboot2 to security kconfig section
Philipp Deppenwiese
2017-07-13
Rename __attribute__((packed)) --> __packed
Stefan Reinauer
2017-06-27
nb/intel: add IS_ENABLED() around Kconfig symbol references
Martin Roth
2016-09-27
northbridge/sandybridge/raminit_mrc.c: fix missing include
Matt DeVillier
2016-07-28
bootmode: Get rid of CONFIG_BOOTMODE_STRAPS
Furquan Shaikh
2016-06-12
nb/intel: Factor out common MRC code
Patrick Rudolph
2016-03-11
northbridge/intel: move mrc_cache definition into a common header
Alexander Couzens
2016-02-12
Merge sandy/ivybridge romstage flow for MRC and non-MRC.
Vladimir Serbinenko
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-09
northbridge/intel/sandybridge: Enable PEG clock-gating on demand
Patrick Rudolph
2015-10-03
sandybridge ivybridge: Treat native init as first class citizen
Alexandru Gagniuc