index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
sandybridge
/
raminit_common.c
Age
Commit message (
Expand
)
Author
2018-06-04
northbridge/intel: Remove unneeded includes
Elyes HAOUAS
2018-04-16
nb/intel/sandybridge: support more XMP timings
Dan Elkouby
2018-02-02
nb/intel/sandybridge: Add required space before opening parenthesis '('
Elyes HAOUAS
2017-10-12
nb/intel/sandybridge/raminit: Fix setting scramble seed for CH1
Arthur Heymans
2017-10-03
nb/intel/sandybridge: Refactor dram_dimm_mapping()
Nico Huber
2017-08-10
nb/intel/sandybridge/raminit: Add Kconfig option for fuses
Patrick Rudolph
2017-06-22
nb/intel/sandybridge/raminit: Fix dual DIMM command rate
Patrick Rudolph
2017-05-20
nb/intel/sandybridge: Use macros to determine min and max of timA
Arthur Heymans
2017-04-07
nb/intel/sandybridge/raminit: Fix odt stretch
Patrick Rudolph
2017-04-07
nb/intel/sandybridge/raminit: Reduce log level
Patrick Rudolph
2017-04-07
nb/intel/sandybridge/raminit: Fix normalize_training
Patrick Rudolph
2017-04-04
nb/intel/sandybridge/raminit: Add debugging output
Patrick Rudolph
2016-12-06
intel PCI ops: Remove explicit PCI MMCONF access
Kyösti Mälkki
2016-12-05
nb/intel/sandybridge/raminit: Split raminit.c
Patrick Rudolph