index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
sandybridge
/
raminit_common.c
Age
Commit message (
Expand
)
Author
2020-03-23
nb/intel/sandybridge: Do not define tables in a header
Angel Pons
2020-03-22
nb/intel/sandybridge: Drop spurious register write
Angel Pons
2020-03-18
nb/intel/sandybridge: Tidy up code and comments
Angel Pons
2020-03-17
src (minus soc and mainboard): Remove copyright notices
Patrick Georgi
2020-01-27
nb/intel/sandybridge: replace NORTHBRIDGE with HOST_BRIDGE define
Felix Held
2020-01-16
nb/intel/sandybridge: add macros for byte lane register offsets
Felix Held
2020-01-16
nb/intel/sandybridge: refactor code around lane_base[]
Felix Held
2020-01-15
nb/intel/sandybridge: refactor lane_registers[]
Felix Held
2020-01-15
nb/intel/sandybridge: Repurpose HOST_BRIDGE macro
Angel Pons
2020-01-14
nb/intel/sandybridge: Drop 'or zero' instances
Angel Pons
2020-01-11
nb/intel/sandybridge: Tidy up raminit code
Angel Pons
2020-01-10
nb/intel/sandybridge: Add a bunch of MCHBAR defines
Angel Pons
2020-01-09
nb/intel/sandybridge: Make MCHBAR arithmetics consistent
Angel Pons
2020-01-01
nb/intel/sandybridge: replace .val_4028 with .io_latency
Felix Held
2020-01-01
nb/intel/sandybridge: Make `PM_PDWN_Config` uppercase
Angel Pons
2020-01-01
nb/intel/sandybridge: add and use memory thermal configuration registers
Felix Held
2020-01-01
nb/intel/sandybridge: add and use ME stolen memory and lock bit defines
Felix Held
2020-01-01
nb/intel/sandybridge: add and use more MCHBAR register defines
Felix Held
2020-01-01
nb/intel/sandybridge: use MESEG register names from datasheet
Felix Held
2019-12-29
nb/intel/sandybridge: simplify ME lock and memory enable bit write
Felix Held
2019-12-29
nb/intel/sandybridge: add and use defines for ME base and mask registers
Felix Held
2019-12-29
nb/intel/sandybridge: add and use defines for PCI_DEV(0,0,0) registers
Felix Held
2019-12-20
{nb,soc}: Replace min/max() with MIN/MAX()
Elyes HAOUAS
2019-06-03
nb/intel/sandybridge: Remove variable set but not used
Elyes HAOUAS
2019-05-29
intel/sandybridge: Make timC training more robust.
Tobias Diedrich
2019-05-07
{src,util}: Remove duplicated includes
Elyes HAOUAS
2019-04-09
nb/intel/sandybridge: Set uninitialized run length
Jacob Garber
2019-03-19
Fix 'unsigned int' to bare use of 'unsigned'
Subrata Banik
2019-03-08
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
Julius Werner
2019-03-04
device/mmio.h: Add include file for MMIO ops
Kyösti Mälkki
2019-03-01
device/pci: Fix PCI accessor headers
Kyösti Mälkki
2019-01-06
device: Use pcidev_path_on_root()
Kyösti Mälkki
2018-12-13
cpuid: Add helper function for cpuid(1) functions
Subrata Banik
2018-08-20
nb/intel/raminit: Remove unused headers
Patrick Rudolph
2018-08-17
sandybridge/raminit_common.c: fix printram statement
Iru Cai
2018-08-01
sandybridge/raminit_common: use MCHBAR AND/OR macros in remaining places
Felix Held
2018-08-01
sandybridge/raminit_common: use macro for execute command queue register
Felix Held
2018-08-01
sandybridge/raminit_common: use FOR_ALL_CHANNELS macro
Felix Held
2018-08-01
sandybridge/raminit_common: use MCHBAR AND/OR/AND_OR macros [2/2]
Felix Held
2018-08-01
sandybridge/raminit_common: use MCHBAR AND/OR/AND_OR macros [1/2]
Felix Held
2018-07-29
sandybridge/raminit_common: use MCHBAR32 macro everywhere
Felix Held
2018-07-28
intel/sandybridge: Don't hardcode platform type
Patrick Rudolph
2018-07-26
nb/intel/sandybridge/raminit: Fix PDWN_mode on desktops
Patrick Rudolph
2018-07-25
nb/intel/sandybridge/raminit: Fix non ASCII char
Patrick Rudolph
2018-07-25
nb/intel/sandybridge/raminit: Set REFIx9 according to spec
Patrick Rudolph
2018-06-04
northbridge/intel: Remove unneeded includes
Elyes HAOUAS
2018-04-16
nb/intel/sandybridge: support more XMP timings
Dan Elkouby
2018-02-02
nb/intel/sandybridge: Add required space before opening parenthesis '('
Elyes HAOUAS
2017-10-12
nb/intel/sandybridge/raminit: Fix setting scramble seed for CH1
Arthur Heymans
2017-10-03
nb/intel/sandybridge: Refactor dram_dimm_mapping()
Nico Huber
2017-08-10
nb/intel/sandybridge/raminit: Add Kconfig option for fuses
Patrick Rudolph
2017-06-22
nb/intel/sandybridge/raminit: Fix dual DIMM command rate
Patrick Rudolph
2017-05-20
nb/intel/sandybridge: Use macros to determine min and max of timA
Arthur Heymans
2017-04-07
nb/intel/sandybridge/raminit: Fix odt stretch
Patrick Rudolph
2017-04-07
nb/intel/sandybridge/raminit: Reduce log level
Patrick Rudolph
2017-04-07
nb/intel/sandybridge/raminit: Fix normalize_training
Patrick Rudolph
2017-04-04
nb/intel/sandybridge/raminit: Add debugging output
Patrick Rudolph
2016-12-06
intel PCI ops: Remove explicit PCI MMCONF access
Kyösti Mälkki
2016-12-05
nb/intel/sandybridge/raminit: Split raminit.c
Patrick Rudolph