index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
sandybridge
/
raminit.h
Age
Commit message (
Expand
)
Author
2021-10-11
nb/intel/sandybridge: Populate meminfo when using MRC
Matt DeVillier
2020-07-24
nb/intel/sandybridge: Remove unnecessary `struct sys_info`
Angel Pons
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-03-25
nb/intel/sandybridge: Use SPDX headers
Angel Pons
2020-03-18
nb/intel/sandybridge: Tidy up code and comments
Angel Pons
2020-03-17
src (minus soc and mainboard): Remove copyright notices
Patrick Georgi
2018-10-08
Move compiler.h to commonlib
Nico Huber
2017-07-13
Rename __attribute__((packed)) --> __packed
Stefan Reinauer
2016-02-12
Merge sandy/ivybridge romstage flow for MRC and non-MRC.
Vladimir Serbinenko
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2014-01-15
Intel (sandy/ivy): Avoid calling cbmem_initialize() twice
Kyösti Mälkki
2013-09-11
CBMEM: Unify get_top_of_ram()
Kyösti Mälkki
2013-03-01
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2012-04-05
Add support for Intel Sandybridge CPU (northbridge part)
Stefan Reinauer