index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
sandybridge
/
raminit.c
Age
Commit message (
Expand
)
Author
2013-07-10
usbdebug: Move ehci_debug_info allocation
Kyösti Mälkki
2013-03-22
x86: Unify arch/io.h and arch/romcc_io.h
Stefan Reinauer
2013-03-01
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2013-01-30
Extend CBFS to support arbitrary ROM source media.
Hung-Te Lin
2012-11-14
Sandybridge: Set PEG clock gating
Marc Jones
2012-11-14
Provide MRC with a console printing callback function
Vadim Bendebury
2012-11-07
Add missing newline in error message
Stefan Reinauer
2012-11-07
CMOS: Move MRC seed offset into upper bank
Duncan Laurie
2012-07-30
sandybridge: reinitialize usbdebug after MRC
Sven Schnelle
2012-07-25
More descriptive error messages in Sandybridge raminit code
Stefan Reinauer
2012-05-11
Rework Sandybridge MRC cache handling
Stefan Reinauer
2012-05-03
Add missing newline to printk in Sandybridge init code
Stefan Reinauer
2012-05-02
Sandybridge: Display platform information early
Vadim Bendebury
2012-05-01
Only send ME Dram Init Done message on Sandybridge
Duncan Laurie
2012-04-30
Sandybridge: Temporarily disable MRC cache finding code
Stefan Reinauer
2012-04-05
Add support for Intel Sandybridge CPU (northbridge part)
Stefan Reinauer