summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/sandybridge/pei_data.h
AgeCommit message (Expand)Author
2024-06-08nb/sandybridge,sb/bd82x6x: Configure USB from southbridge devicetreeKeith Hui
2024-01-03northbridge/intel/sandybridge/raminit: Prepare MRC path for x86_64Patrick Rudolph
2020-03-25nb/intel/sandybridge: Use SPDX headersAngel Pons
2020-03-18nb/intel/sandybridge: Tidy up code and commentsAngel Pons
2019-05-13nb/intel/sandybridge: Update pei_data commentsPatrick Rudolph
2018-11-01src: Add missing include <stdint.h>Elyes HAOUAS
2018-10-08Move compiler.h to commonlibNico Huber
2017-07-13Rename __attribute__((packed)) --> __packedStefan Reinauer
2014-05-06northbridge/intel/sandybridge/pei_data.h: Fix typo in hig*h*est in commentPaul Menzel
2013-12-01Add DDR refresh config to pei data structure.Shawn Nematbakhsh
2013-06-28Add support to enable/disable builtin GbE (again)Stefan Reinauer
2013-06-27Revert "Add support to enable/disable builtin GbE"Kyösti Mälkki
2013-06-21Add support to enable/disable builtin GbEStefan Reinauer
2013-03-09Add Intel Panther Point USB3 initializationMarc Jones
2012-11-14Add PCIe init and NMode flag to PEI data structureStefan Reinauer
2012-11-14Add ddr3lv_support flag to pei_data structureDuncan Laurie
2012-11-14pei_data.h: Fix commentMarc Jones
2012-11-14Provide MRC with a console printing callback functionVadim Bendebury
2012-04-05Add support for Intel Sandybridge CPU (northbridge part)Stefan Reinauer
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-20 07:03:26 +0000