index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
sandybridge
/
mchbar_regs.h
Age
Commit message (
Expand
)
Author
2020-09-21
nb/intel/sandybridge: Move register headers into a subfolder
Angel Pons
2020-08-31
nb/intel/sandybridge: Add ECC error injection register information
Angel Pons
2020-05-21
nb/intel/sandybridge: Use the new IOSAV struct API
Angel Pons
2020-05-21
nb/intel/sandybridge: Drop unused parameters
Angel Pons
2020-05-21
nb/intel/sandybridge: Redefine IOSAV_SUBSEQUENCE
Angel Pons
2020-05-21
nb/intel/sandybridge: Refactor IOSAV_SUBSEQUENCE again
Angel Pons
2020-05-19
nb/intel/sandybridge: Correct IOSAV register notes
Angel Pons
2020-05-18
nb/intel/sandybridge: Program IOSAV with macros
Angel Pons
2020-05-18
nb/intel/sandybridge: Add and use BROADCAST_CH for IOSAV
Angel Pons
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-03-26
nb/intel/sandybridge: Fix IOSAV register description
Angel Pons
2020-03-26
nb/intel/sandybridge: Add and use TC_DTP definition
Angel Pons
2020-03-25
nb/intel/sandybridge: Use SPDX headers
Angel Pons
2020-03-18
nb/intel/sandybridge: Tidy up code and comments
Angel Pons