index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
pineview
/
ram_calc.c
Age
Commit message (
Expand
)
Author
2019-08-07
northbridge/intel: Rename ram_calc.c to memmap.c
Kyösti Mälkki
2019-08-03
intel/i945,gm45,pineview,x4x: Fix stage cache location
Kyösti Mälkki
2019-08-03
intel/i945,gm45,pineview,x4x: Move stage cache support function
Kyösti Mälkki
2019-07-04
arch/x86: Adjust size of postcar stack
Kyösti Mälkki
2019-03-04
arch/io.h: Drop unnecessary include
Kyösti Mälkki
2019-03-01
device/pci: Fix PCI accessor headers
Kyösti Mälkki
2018-12-03
nb/intel/pineview: Use common code for SMM in TSEG
Arthur Heymans
2018-08-09
src/northbridge: Fix typo
Elyes HAOUAS
2018-06-05
nb/intel/pineview: Switch to POSTCAR_STAGE
Arthur Heymans
2018-06-04
nb/intel: Use postcar_frame_add_romcache()
Nico Huber
2018-05-31
{cpu,drivers,nb,soc}/intel: Use CACHE_ROM_BASE where appropriate
Nico Huber
2017-04-24
nb/intel/pineview: Move to early cbmem
Arthur Heymans
2016-01-18
nb/intel/pineview: Fix decode_pciebar()
Damien Zammit
2015-12-02
northbridge/intel/pineview: Add remaining boilerplate code for northbridge
Damien Zammit
2015-11-24
northbridge/intel/pineview: Add minimal Pineview northbridge
Damien Zammit