index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
i945
/
memmap.c
Age
Commit message (
Expand
)
Author
2020-07-22
nb/intel/i945: Put names to northbridge PCI devices
Angel Pons
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-04
nb/intel/i945/memmap: Convert to 96 characters line length
Elyes HAOUAS
2020-04-05
src/northbridge: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-17
src (minus soc and mainboard): Remove copyright notices
Patrick Georgi
2020-02-24
src: capitalize 'RAM'
Elyes HAOUAS
2019-12-06
nb/i945: Fix typo
Elyes HAOUAS
2019-11-01
lib/cbmem_top: Add a common cbmem_top implementation
Arthur Heymans
2019-08-28
intel/smm/gen1: Use smm_subregion()
Kyösti Mälkki
2019-08-26
soc/intel: Use common romstage code
Kyösti Mälkki
2019-08-22
arch/x86: Add <arch/romstage.h>
Kyösti Mälkki
2019-08-15
intel/smm/gen1: Rename header file
Kyösti Mälkki
2019-08-15
arch/x86: Add postcar_frame_common_mtrrs()
Kyösti Mälkki
2019-08-15
cpu/intel: Refactor platform_enter_postcar()
Kyösti Mälkki
2019-08-07
northbridge/intel: Rename ram_calc.c to memmap.c
Kyösti Mälkki