index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
haswell
/
native_raminit
Age
Commit message (
Expand
)
Author
2024-10-07
nb/intel/*: Explicitly include static.h for config_of_soc
Nicholas Chin
2024-08-26
nb/intel/haswell: Move SPD addresses to devicetree
Keith Hui
2024-05-13
nb/intel/haswell: Use <device/dram/ddr3.h>
Elyes Haouas
2024-05-07
device/dram/ddr{3,4}: Rename spd_raw_data for specific DDR
Elyes Haouas
2024-04-09
tree: Drop unused <delay.h>
Elyes Haouas
2024-01-24
northbridge: Rename Makefiles from .inc to .mk
Martin Roth
2023-08-30
haswell NRI: Collect SPD info
Angel Pons
2023-08-18
nb/intel/haswell/nri: Only do CPU replacement check on cold boots
Angel Pons
2022-12-16
nb/intel/haswell: Add native raminit scaffolding
Angel Pons
2022-12-16
sb/intel/lynxpoint: Add native PCH init
Angel Pons
2022-12-16
sb/intel/lynxpoint: Add native thermal init
Angel Pons
2022-12-16
sb/intel/lynxpoint: Add native USB init
Angel Pons
2022-12-16
haswell/lynxpoint: Add native early ME init
Angel Pons
2022-12-16
haswell/lynxpoint: Add native DMI init
Angel Pons
2022-12-12
nb/intel/haswell: Introduce option to not use MRC.bin
Angel Pons