summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/haswell/Kconfig
AgeCommit message (Expand)Author
2020-07-12haswell: Introduce ENABLE_DDR_2X_REFRESH Kconfig optionAngel Pons
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-05-08northbridge/*/Kconfig: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS
2020-03-25drivers/intel/gma/acpi: Add Kconfigs for backlight registersNico Huber
2020-03-17src (minus soc and mainboard): Remove copyright noticesPatrick Georgi
2019-11-25Kconfig: Drop the C_ENVIRONMENT_BOOTBLOCK symbolArthur Heymans
2019-08-11arch/x86: Flip option NO_CAR_GLOBAL_MIGRATIONKyösti Mälkki
2019-08-11arch/x86: Enable POSTCAR_CONSOLE by defaultKyösti Mälkki
2019-08-08lib/stage_cache: Refactor Kconfig optionsKyösti Mälkki
2019-06-28{soc,northbridge}/Kconfig: Remove unused CACHE_MRC_SIZE_KBElyes HAOUAS
2019-05-03nb/intel/haswell: correct a typo in KconfigJoel Kitching
2019-04-30vboot: refactor OPROM codeJoel Kitching
2019-04-23sb/intel/lynxpoint: Enable LPC/SIO setup in bootblockArthur Heymans
2019-04-21nb/intel/haswell: Add an option for where verstage startsArthur Heymans
2019-04-21cpu/intel/haswell: Use C_ENVIRONMENT_BOOTBLOCKArthur Heymans
2019-04-01vboot: Select CONFIG_VBOOT_OPROM_MATTERS in more casesJulius Werner
2018-11-21nb/intel/haswell: Move MMCONF_BASE_ADDRESS to northbridge KconfigElyes HAOUAS
2018-06-14cpu/intel/haswell: Use the common intel romstage_main functionArthur Heymans
2018-06-06arch/x86: Make RELOCATABLE_RAMSTAGE the defaultKyösti Mälkki
2018-06-05cpu/intel/haswell: Switch to POSTCAR_STAGEArthur Heymans
2018-02-06nb/intel/haswell: Use the common MRC cache driverArthur Heymans
2017-08-11drivers/intel/gma/opregion: migrate from nb/commonMatt DeVillier
2017-06-15nb/intel/haswell/gma: Use common init_igd_opregion methodPatrick Rudolph
2017-05-22nb/intel/haswell: Fix up C NGI remnantsNico Huber
2017-03-28vboot: Select SoC-specific configuration for all Chrome OS boardsJulius Werner
2017-02-04Only show CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM option when implementedArthur Heymans
2016-12-07MMCONF_SUPPORT: Flip default to enabledKyösti Mälkki
2016-11-22Remove explicit select MMCONF_SUPPORTKyösti Mälkki
2016-07-31src/northbridge: Capitalize CPU, RAM and ROMElyes HAOUAS
2016-03-11northbridge/intel: move mrccache.c of sandybridge + haswell to commonAlexander Couzens
2015-10-31tree: drop last paragraph of GPL copyright headerPatrick Georgi
2015-08-25Intel: Remove CACHE_MRC_BIN - 'selected' everywhere in KconfigMartin Roth
2015-07-04Kconfig: Fix references to obsolete symbolsMartin Roth
2015-06-23Kconfig: Move CBFS_SIZE into Mainboard menuMartin Roth
2015-05-28igd.asl rewriteVladimir Serbinenko
2015-05-26acpi: Remove monolithic ACPIVladimir Serbinenko
2015-05-21Remove address from GPLv2 headersPatrick Georgi
2015-01-10haswell: Fix MRC cache to use CBFSKyösti Mälkki
2014-09-22haswell: Move to per-device ACPIVladimir Serbinenko
2014-08-13Falco/Slippy: Patch to refactor haswell/gma.c and mainboard/google/slippy/i91...Furquan Shaikh
2014-07-04intel/haswell: Allow overriding PRE_GRAPHICS_DELAY in configStefan Reinauer
2014-07-04intel/haswell: Allow pre-graphics delayStefan Reinauer
2013-07-31Drop unused EXTERNAL_MRC_BLOBStefan Reinauer
2013-07-03Move select MMCONF_SUPPORT under northbridgeKyösti Mälkki
2013-06-04Move the MARK_GRAPHICS_MEM_WRCOMB to x86 architectureRonald G. Minnich
2013-03-29haswell: add option to mark graphics memory write-combining.Aaron Durbin
2013-03-18haswell: adjust CAR usageAaron Durbin
2013-03-14haswell: always use MMIO PCI config accessesAaron Durbin
2013-03-14haswell: Add initial support for Haswell platformsAaron Durbin
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-07 01:47:11 +0000