index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
gm45
/
acpi
/
hostbridge.asl
Age
Commit message (
Expand
)
Author
2022-06-24
nb/intel/gm45/acpi: Fix max PCI bus number
Nico Huber
2022-05-13
nb/intel/gm45/dsdt: Fix number of PCI busses
Arthur Heymans
2022-05-13
nb/intel/gm45: Allow for PCI BARs above 4G
Arthur Heymans
2020-07-08
nb/intel/gm45: Use ASL 2.0 syntax
Angel Pons
2020-07-08
nb/intel/gm45: Tidy up comments and cosmetics
Angel Pons
2020-05-11
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-04-05
src/northbridge: Use SPDX for GPL-2.0-only files
Angel Pons
2020-03-17
src (minus soc and mainboard): Remove copyright notices
Patrick Georgi
2019-10-24
acpi: Drop wrong _ADR objects for PCI host bridges
Elyes HAOUAS
2018-06-29
sb/intel/i82801ix: Use the common ACPI pirq generator
Arthur Heymans
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-23
Intel: Move MCRS ResourceTemplate outside of _CRS method
Martin Roth
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2014-07-17
northbridge,ASL: Trivial - drop trailing blank lines at EOF
Edward O'Callaghan
2012-11-27
intel/gm45: new northbridge
Patrick Georgi