| Age | Commit message (Expand) | Author |
|---|---|---|
| 2014-05-14 | intel: Drop obsolete comments on MTRR usage | Kyösti Mälkki |
| 2014-05-09 | cougar_canyon2: Switch CPU/NB/SB to the shared FSP code | Martin Roth |
| 2014-02-25 | Remove CACHE_ROM. | Vladimir Serbinenko |
| 2014-02-24 | intel/*/acpi: Increase range length of MCHBAR buffer to 32 kB | Paul Menzel |
| 2014-02-11 | Move hexdump32() to lib/hexdump. | Kyösti Mälkki |
| 2014-01-12 | lib/cbfs_core.c: Supply size of file as well in cbfs_get_file_content | Vladimir Serbinenko |
| 2013-12-04 | Add Intel FSP northbridge support Sandybridge and Ivybridge | Marc Jones |
 |
index : coreboot.git | |
| my copy of coreboot | User & |
| summaryrefslogtreecommitdiff |