index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
fsp_sandybridge
/
Makefile.inc
Age
Commit message (
Expand
)
Author
2017-06-09
cpu/intel/model_206ax: Use tsc monotonic timer
Patrick Rudolph
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-22
Revert "Remove sandybridge and ivybridge FSP code path"
Martin Roth
2015-10-03
Remove sandybridge and ivybridge FSP code path
Alexandru Gagniuc
2015-07-13
x86: flatten hierarchy
Stefan Reinauer
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-04-29
kbuild: automatically include northbridges
Stefan Reinauer
2015-01-27
CBMEM: Do not use get_top_of_ram() with DYNAMIC_CBMEM
Kyösti Mälkki
2014-11-20
Replace includes of build.h with version.h
Kyösti Mälkki
2014-10-16
ACPI: Remove CONFIG_GENERATE_ACPI_TABLES
Vladimir Serbinenko
2014-05-17
build: separate CPPFLAGS from CFLAGS
Patrick Georgi
2014-05-17
build: CPPFLAGS is more common than INCLUDES
Patrick Georgi
2014-05-09
cougar_canyon2: Switch CPU/NB/SB to the shared FSP code
Martin Roth
2013-12-04
Add Intel FSP northbridge support Sandybridge and Ivybridge
Marc Jones