index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
gitea
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
northbridge
/
intel
/
fsp_rangeley
/
Makefile.inc
Age
Commit message (
Expand
)
Author
2019-11-21
nb/sb/cpu: Drop Intel Rangeley support
Arthur Heymans
2019-11-03
arch/x86: Use the stage argument to implement cbmem_top
Arthur Heymans
2019-09-24
intel/cpu: Switch older models to TSC_MONOTONIC_TIMER
Kyösti Mälkki
2019-08-07
intel/fsp_rangeley: Rename raminit.c to memmap.c
Kyösti Mälkki
2019-07-09
arch/x86: Avoid HAVE_SMI_HANDLER conditional with smm-class
Kyösti Mälkki
2015-10-31
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-14
Revert "Remove FSP Rangeley SOC and mohonpeak board support"
Martin Roth
2015-10-03
Remove FSP Rangeley SOC and mohonpeak board support
Alexandru Gagniuc
2015-07-13
x86: flatten hierarchy
Stefan Reinauer
2015-05-21
Remove address from GPLv2 headers
Patrick Georgi
2015-04-29
kbuild: automatically include northbridges
Stefan Reinauer
2014-11-20
Replace includes of build.h with version.h
Kyösti Mälkki
2014-10-16
ACPI: Remove CONFIG_GENERATE_ACPI_TABLES
Vladimir Serbinenko
2014-07-30
northbridge/intel: Add fsp_rangeley northbridge support
Martin Roth