index
:
coreboot.git
macbookair5_2
macbookpro10_1
main
master
mbp101_medisable
mbp101_medisable_1
mbp82
x230
my copy of coreboot
User &
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
mainboard
/
siemens
/
mc_ehl
/
variants
Age
Commit message (
Expand
)
Author
2021-11-17
mb/siemens/mc_ehl1: Send POST codes to NC FPGA via PCI
Werner Zeh
2021-11-15
mb/siemens/mc_ehl2: Adjust PCIe clock source settings in devicetree
Mario Scheithauer
2021-11-15
mb/siemens/mc_ehl: Disable HECI #2 device
Mario Scheithauer
2021-11-04
mb/siemens/mc_ehl2: Clean up devicetree
Mario Scheithauer
2021-11-04
mb/siemens/mc_ehl2: Configure SD card detect pin in devicetree
Mario Scheithauer
2021-11-04
mb/siemens/mc_ehl2: Clean up PCIe root port settings in devicetree
Mario Scheithauer
2021-11-04
mb/siemens/mc_ehl2: Adjust PCIe clock settings in devicetree
Mario Scheithauer
2021-11-03
mb/siemens/mc_ehl1: Adjust PCIe clock settings in devicetree
Werner Zeh
2021-11-02
mb/siemens/mc_ehl1: Clean up PCIe root port settings in devicetree
Werner Zeh
2021-11-02
mb/siemens/mc_ehl1: Clean up devicetree
Werner Zeh
2021-10-14
mb/siemens/mc_ehl2: Adjust PCH serial IO settings
Mario Scheithauer
2021-10-14
mb/siemens/mc_ehl2: Adjust USB settings
Mario Scheithauer
2021-10-14
mb/siemens/mc_ehl2: Enable PCI devices
Mario Scheithauer
2021-10-14
mb/siemens/mc_ehl2: Set coreboot ready LED
Mario Scheithauer
2021-10-11
mb/siemens/mc_ehl2: Adjust Legacy IRQ routing for PCI devices
Mario Scheithauer
2021-10-11
mb/siemens/mc_ehl: Add variant_mainboard_final()
Mario Scheithauer
2021-10-11
mb/siemens/mc_ehl2: Enable LPC ComB
Mario Scheithauer
2021-10-11
mb/siemens/mc_ehl2: Disable INTEL_LPSS_UART_FOR_CONSOLE
Mario Scheithauer
2021-10-11
mb/siemens/mc_ehl2: Adjust GPIOs
Mario Scheithauer
2021-10-11
mb/siemens/mc_ehl2: Disable SATA Port 0
Mario Scheithauer
2021-10-11
mb/siemens/mc_ehl2: Enable SD-Card
Mario Scheithauer
2021-10-11
mb/siemens/mc_ehl2: Move RTC RX6110SA from SMBus to I2C2
Mario Scheithauer
2021-10-11
mb/siemens/mc_ehl2: Update SPD for DDR4 devices
Mario Scheithauer
2021-10-01
mb/siemens/mc_ehl: Move UART_FOR_CONSOLE switch to variant level
Werner Zeh
2021-10-01
mb/siemens/mc_ehl: Add a new variant mc_ehl2
Werner Zeh
2021-10-01
mb/siemens/mc_ehl1: Enable LPSS UART
Werner Zeh
2021-08-28
soc/intel/common: Use CHIPSET_LOCKDOWN_COREBOOT by default
Felix Singer
2021-07-29
mb/siemens/mc_ehl1: Disable LTR for all PCIe root ports
Werner Zeh
2021-07-29
mb/siemens/mc_ehl1: Disable L1 substates for PCIe root ports
Werner Zeh
2021-07-29
mb/siemens/mc_ehl1: Enable Intel I210 MACPHY driver
Werner Zeh
2021-07-29
mb/siemens/mc_ehl1: Enable In Band ECC
Werner Zeh
2021-07-29
mb/siemens/mc_ehl1: Disable System Agent dynamic frequency support
Werner Zeh
2021-07-29
mb/siemens/mc_ehl: Enable LPC TPM
Werner Zeh
2021-07-29
mb/siemens/mc_ehl: Add external RTC RX6110SA
Werner Zeh
2021-07-26
mb/*: Specify type of `FMDFILE` once
Angel Pons
2021-07-23
mb/siemens/mc_ehl1: Add GPIO configuration
Werner Zeh
2021-07-23
mb/siemens/mc_ehl1: Remove SD-Card card detect GPIO in devicetree
Werner Zeh
2021-07-22
mb/siemens/mc_ehl1: Disable GSPI in devicetree
Werner Zeh
2021-07-22
mb/siemens/mc_ehl1: Adjust I2C bus enablement in devicetree
Werner Zeh
2021-07-22
mb/siemens/mc_ehl1: Disable power management features for SATA
Werner Zeh
2021-07-22
mb/siemens/mc_ehl1: Adjust PCIe settings in devicetree
Werner Zeh
2021-07-22
mb/siemens/mc_ehl1: Adjust USB port settings in devicetree
Werner Zeh
2021-07-22
mb/siemens/mc_ehl1: Remove display related UPDs from devicetree
Werner Zeh
2021-07-20
mb/siemens/mc_ehl: Move SPD data to variant directory
Werner Zeh
2021-07-07
mb/siemens/mc_ehl: Switch to 16 MB ROM and provide a flashmap
Werner Zeh
2021-07-05
mb/siemens/mc_ehl: Add new mainboard based on elkhartlake_crb
Werner Zeh