aboutsummaryrefslogtreecommitdiff
path: root/src/mainboard/siemens/mc_apl1/variants/mc_apl3/mainboard.c
AgeCommit message (Expand)Author
2020-11-30mb/siemens/mc_apl1: Deduplicate wait_for_legacy_dev()Angel Pons
2020-11-23mb/siemens/mc_apl1: Use `pci_or_config16` functionAngel Pons
2020-05-11treewide: Remove "this file is part of" linesPatrick Georgi
2020-04-04mainboard/siemens: Use SPDX for GPL-2.0-only filesAngel Pons
2020-03-18mainboard/[^a-p]*: Remove copyright noticesPatrick Georgi
2019-05-29src/mainboard: Add missing 'include <types.h>'Elyes HAOUAS
2019-03-04arch/io.h: Add missing includesKyösti Mälkki
2018-11-12siemens/mc_apl3: Disable PCI clock outputs on XIO bridgesMario Scheithauer
2018-11-12siemens/mc_apl3: Set Full Reset Bit into Reset Control RegisterMario Scheithauer
2018-11-12siemens/mc_apl3: Set bus master bit for on-board PCI deviceMario Scheithauer
2018-11-12siemens/mc_apl3: Remove the correction of the Tx signal for SATAMario Scheithauer
2018-11-12siemens/mc_apl3: Adjust Legacy IRQ routing for PCI devicesMario Scheithauer
2018-10-30siemens/mc_apl3: Add new mainboard variant mc_apl3Mario Scheithauer
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-20 17:01:17 +0000